Elijah Orr / mbed-renbed

Fork of the official mbed C/C SDK provides the software platform and libraries to build your applications for RenBED.

Dependents:   1-RenBuggyTimed RenBED_RGB RenBED_RGB_PWM RenBED_RGB

Fork of mbed by mbed official

TARGET_NUCLEO_F446RE/stm32f4xx_hal_dma.h@121:672067c3ada4, 2016-04-14 (annotated)

Committer:
elijahorr
Date:
Thu Apr 14 07:28:54 2016 +0000
Revision:
121:672067c3ada4
Parent:
110:165afa46840b 
.

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Kojto 106:ba1f97679dad 1 /**
Kojto 106:ba1f97679dad 2 ******************************************************************************
Kojto 106:ba1f97679dad 3 * @file stm32f4xx_hal_dma.h
Kojto 106:ba1f97679dad 4 * @author MCD Application Team
Kojto 110:165afa46840b 5 * @version V1.4.1
Kojto 110:165afa46840b 6 * @date 09-October-2015
Kojto 106:ba1f97679dad 7 * @brief Header file of DMA HAL module.
Kojto 106:ba1f97679dad 8 ******************************************************************************
Kojto 106:ba1f97679dad 9 * @attention
Kojto 106:ba1f97679dad 10 *
Kojto 106:ba1f97679dad 11 * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
Kojto 106:ba1f97679dad 12 *
Kojto 106:ba1f97679dad 13 * Redistribution and use in source and binary forms, with or without modification,
Kojto 106:ba1f97679dad 14 * are permitted provided that the following conditions are met:
Kojto 106:ba1f97679dad 15 * 1. Redistributions of source code must retain the above copyright notice,
Kojto 106:ba1f97679dad 16 * this list of conditions and the following disclaimer.
Kojto 106:ba1f97679dad 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
Kojto 106:ba1f97679dad 18 * this list of conditions and the following disclaimer in the documentation
Kojto 106:ba1f97679dad 19 * and/or other materials provided with the distribution.
Kojto 106:ba1f97679dad 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
Kojto 106:ba1f97679dad 21 * may be used to endorse or promote products derived from this software
Kojto 106:ba1f97679dad 22 * without specific prior written permission.
Kojto 106:ba1f97679dad 23 *
Kojto 106:ba1f97679dad 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
Kojto 106:ba1f97679dad 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
Kojto 106:ba1f97679dad 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
Kojto 106:ba1f97679dad 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
Kojto 106:ba1f97679dad 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
Kojto 106:ba1f97679dad 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
Kojto 106:ba1f97679dad 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
Kojto 106:ba1f97679dad 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
Kojto 106:ba1f97679dad 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
Kojto 106:ba1f97679dad 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Kojto 106:ba1f97679dad 34 *
Kojto 106:ba1f97679dad 35 ******************************************************************************
Kojto 106:ba1f97679dad 36 */
Kojto 106:ba1f97679dad 37
Kojto 106:ba1f97679dad 38 /* Define to prevent recursive inclusion -------------------------------------*/
Kojto 106:ba1f97679dad 39 #ifndef __STM32F4xx_HAL_DMA_H
Kojto 106:ba1f97679dad 40 #define __STM32F4xx_HAL_DMA_H
Kojto 106:ba1f97679dad 41
Kojto 106:ba1f97679dad 42 #ifdef __cplusplus
Kojto 106:ba1f97679dad 43 extern "C" {
Kojto 106:ba1f97679dad 44 #endif
Kojto 106:ba1f97679dad 45
Kojto 106:ba1f97679dad 46 /* Includes ------------------------------------------------------------------*/
Kojto 106:ba1f97679dad 47 #include "stm32f4xx_hal_def.h"
Kojto 106:ba1f97679dad 48
Kojto 106:ba1f97679dad 49 /** @addtogroup STM32F4xx_HAL_Driver
Kojto 106:ba1f97679dad 50 * @{
Kojto 106:ba1f97679dad 51 */
Kojto 106:ba1f97679dad 52
Kojto 106:ba1f97679dad 53 /** @addtogroup DMA
Kojto 106:ba1f97679dad 54 * @{
Kojto 106:ba1f97679dad 55 */
Kojto 106:ba1f97679dad 56
Kojto 106:ba1f97679dad 57 /* Exported types ------------------------------------------------------------*/
Kojto 106:ba1f97679dad 58
Kojto 106:ba1f97679dad 59 /** @defgroup DMA_Exported_Types DMA Exported Types
Kojto 106:ba1f97679dad 60 * @brief DMA Exported Types
Kojto 106:ba1f97679dad 61 * @{
Kojto 106:ba1f97679dad 62 */
Kojto 106:ba1f97679dad 63
Kojto 106:ba1f97679dad 64 /**
Kojto 106:ba1f97679dad 65 * @brief DMA Configuration Structure definition
Kojto 106:ba1f97679dad 66 */
Kojto 106:ba1f97679dad 67 typedef struct
Kojto 106:ba1f97679dad 68 {
Kojto 106:ba1f97679dad 69 uint32_t Channel; /*!< Specifies the channel used for the specified stream.
Kojto 106:ba1f97679dad 70 This parameter can be a value of @ref DMA_Channel_selection */
Kojto 106:ba1f97679dad 71
Kojto 106:ba1f97679dad 72 uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral,
Kojto 106:ba1f97679dad 73 from memory to memory or from peripheral to memory.
Kojto 106:ba1f97679dad 74 This parameter can be a value of @ref DMA_Data_transfer_direction */
Kojto 106:ba1f97679dad 75
Kojto 106:ba1f97679dad 76 uint32_t PeriphInc; /*!< Specifies whether the Peripheral address register should be incremented or not.
Kojto 106:ba1f97679dad 77 This parameter can be a value of @ref DMA_Peripheral_incremented_mode */
Kojto 106:ba1f97679dad 78
Kojto 106:ba1f97679dad 79 uint32_t MemInc; /*!< Specifies whether the memory address register should be incremented or not.
Kojto 106:ba1f97679dad 80 This parameter can be a value of @ref DMA_Memory_incremented_mode */
Kojto 106:ba1f97679dad 81
Kojto 106:ba1f97679dad 82 uint32_t PeriphDataAlignment; /*!< Specifies the Peripheral data width.
Kojto 106:ba1f97679dad 83 This parameter can be a value of @ref DMA_Peripheral_data_size */
Kojto 106:ba1f97679dad 84
Kojto 106:ba1f97679dad 85 uint32_t MemDataAlignment; /*!< Specifies the Memory data width.
Kojto 106:ba1f97679dad 86 This parameter can be a value of @ref DMA_Memory_data_size */
Kojto 106:ba1f97679dad 87
Kojto 106:ba1f97679dad 88 uint32_t Mode; /*!< Specifies the operation mode of the DMAy Streamx.
Kojto 106:ba1f97679dad 89 This parameter can be a value of @ref DMA_mode
Kojto 106:ba1f97679dad 90 @note The circular buffer mode cannot be used if the memory-to-memory
Kojto 106:ba1f97679dad 91 data transfer is configured on the selected Stream */
Kojto 106:ba1f97679dad 92
Kojto 106:ba1f97679dad 93 uint32_t Priority; /*!< Specifies the software priority for the DMAy Streamx.
Kojto 106:ba1f97679dad 94 This parameter can be a value of @ref DMA_Priority_level */
Kojto 106:ba1f97679dad 95
Kojto 106:ba1f97679dad 96 uint32_t FIFOMode; /*!< Specifies if the FIFO mode or Direct mode will be used for the specified stream.
Kojto 106:ba1f97679dad 97 This parameter can be a value of @ref DMA_FIFO_direct_mode
Kojto 106:ba1f97679dad 98 @note The Direct mode (FIFO mode disabled) cannot be used if the
Kojto 106:ba1f97679dad 99 memory-to-memory data transfer is configured on the selected stream */
Kojto 106:ba1f97679dad 100
Kojto 106:ba1f97679dad 101 uint32_t FIFOThreshold; /*!< Specifies the FIFO threshold level.
Kojto 106:ba1f97679dad 102 This parameter can be a value of @ref DMA_FIFO_threshold_level */
Kojto 106:ba1f97679dad 103
Kojto 106:ba1f97679dad 104 uint32_t MemBurst; /*!< Specifies the Burst transfer configuration for the memory transfers.
Kojto 106:ba1f97679dad 105 It specifies the amount of data to be transferred in a single non interruptible
Kojto 106:ba1f97679dad 106 transaction.
Kojto 106:ba1f97679dad 107 This parameter can be a value of @ref DMA_Memory_burst
Kojto 106:ba1f97679dad 108 @note The burst mode is possible only if the address Increment mode is enabled. */
Kojto 106:ba1f97679dad 109
Kojto 106:ba1f97679dad 110 uint32_t PeriphBurst; /*!< Specifies the Burst transfer configuration for the peripheral transfers.
Kojto 106:ba1f97679dad 111 It specifies the amount of data to be transferred in a single non interruptable
Kojto 106:ba1f97679dad 112 transaction.
Kojto 106:ba1f97679dad 113 This parameter can be a value of @ref DMA_Peripheral_burst
Kojto 106:ba1f97679dad 114 @note The burst mode is possible only if the address Increment mode is enabled. */
Kojto 106:ba1f97679dad 115 }DMA_InitTypeDef;
Kojto 106:ba1f97679dad 116
Kojto 106:ba1f97679dad 117
Kojto 106:ba1f97679dad 118 /**
Kojto 106:ba1f97679dad 119 * @brief HAL DMA State structures definition
Kojto 106:ba1f97679dad 120 */
Kojto 106:ba1f97679dad 121 typedef enum
Kojto 106:ba1f97679dad 122 {
Kojto 106:ba1f97679dad 123 HAL_DMA_STATE_RESET = 0x00, /*!< DMA not yet initialized or disabled */
Kojto 106:ba1f97679dad 124 HAL_DMA_STATE_READY = 0x01, /*!< DMA initialized and ready for use */
Kojto 106:ba1f97679dad 125 HAL_DMA_STATE_READY_MEM0 = 0x11, /*!< DMA Mem0 process success */
Kojto 106:ba1f97679dad 126 HAL_DMA_STATE_READY_MEM1 = 0x21, /*!< DMA Mem1 process success */
Kojto 106:ba1f97679dad 127 HAL_DMA_STATE_READY_HALF_MEM0 = 0x31, /*!< DMA Mem0 Half process success */
Kojto 106:ba1f97679dad 128 HAL_DMA_STATE_READY_HALF_MEM1 = 0x41, /*!< DMA Mem1 Half process success */
Kojto 106:ba1f97679dad 129 HAL_DMA_STATE_BUSY = 0x02, /*!< DMA process is ongoing */
Kojto 106:ba1f97679dad 130 HAL_DMA_STATE_BUSY_MEM0 = 0x12, /*!< DMA Mem0 process is ongoing */
Kojto 106:ba1f97679dad 131 HAL_DMA_STATE_BUSY_MEM1 = 0x22, /*!< DMA Mem1 process is ongoing */
Kojto 106:ba1f97679dad 132 HAL_DMA_STATE_TIMEOUT = 0x03, /*!< DMA timeout state */
Kojto 106:ba1f97679dad 133 HAL_DMA_STATE_ERROR = 0x04, /*!< DMA error state */
Kojto 106:ba1f97679dad 134 }HAL_DMA_StateTypeDef;
Kojto 106:ba1f97679dad 135
Kojto 106:ba1f97679dad 136 /**
Kojto 106:ba1f97679dad 137 * @brief HAL DMA Error Code structure definition
Kojto 106:ba1f97679dad 138 */
Kojto 106:ba1f97679dad 139 typedef enum
Kojto 106:ba1f97679dad 140 {
Kojto 106:ba1f97679dad 141 HAL_DMA_FULL_TRANSFER = 0x00, /*!< Full transfer */
Kojto 106:ba1f97679dad 142 HAL_DMA_HALF_TRANSFER = 0x01, /*!< Half Transfer */
Kojto 106:ba1f97679dad 143 }HAL_DMA_LevelCompleteTypeDef;
Kojto 106:ba1f97679dad 144
Kojto 106:ba1f97679dad 145 /**
Kojto 106:ba1f97679dad 146 * @brief DMA handle Structure definition
Kojto 106:ba1f97679dad 147 */
Kojto 106:ba1f97679dad 148 typedef struct __DMA_HandleTypeDef
Kojto 106:ba1f97679dad 149 {
Kojto 106:ba1f97679dad 150 DMA_Stream_TypeDef *Instance; /*!< Register base address */
Kojto 106:ba1f97679dad 151
Kojto 106:ba1f97679dad 152 DMA_InitTypeDef Init; /*!< DMA communication parameters */
Kojto 106:ba1f97679dad 153
Kojto 106:ba1f97679dad 154 HAL_LockTypeDef Lock; /*!< DMA locking object */
Kojto 106:ba1f97679dad 155
Kojto 106:ba1f97679dad 156 __IO HAL_DMA_StateTypeDef State; /*!< DMA transfer state */
Kojto 106:ba1f97679dad 157
Kojto 106:ba1f97679dad 158 void *Parent; /*!< Parent object state */
Kojto 106:ba1f97679dad 159
Kojto 106:ba1f97679dad 160 void (* XferCpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer complete callback */
Kojto 106:ba1f97679dad 161
Kojto 106:ba1f97679dad 162 void (* XferHalfCpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA Half transfer complete callback */
Kojto 106:ba1f97679dad 163
Kojto 106:ba1f97679dad 164 void (* XferM1CpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer complete Memory1 callback */
Kojto 106:ba1f97679dad 165
Kojto 106:ba1f97679dad 166 void (* XferErrorCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer error callback */
Kojto 106:ba1f97679dad 167
Kojto 110:165afa46840b 168 __IO uint32_t ErrorCode; /*!< DMA Error code */
Kojto 110:165afa46840b 169
Kojto 110:165afa46840b 170 uint32_t StreamBaseAddress; /*!< DMA Stream Base Address */
Kojto 110:165afa46840b 171
Kojto 110:165afa46840b 172 uint32_t StreamIndex; /*!< DMA Stream Index */
Kojto 106:ba1f97679dad 173 }DMA_HandleTypeDef;
Kojto 106:ba1f97679dad 174
Kojto 106:ba1f97679dad 175 /**
Kojto 106:ba1f97679dad 176 * @}
Kojto 106:ba1f97679dad 177 */
Kojto 106:ba1f97679dad 178
Kojto 106:ba1f97679dad 179 /* Exported constants --------------------------------------------------------*/
Kojto 106:ba1f97679dad 180
Kojto 106:ba1f97679dad 181 /** @defgroup DMA_Exported_Constants DMA Exported Constants
Kojto 106:ba1f97679dad 182 * @brief DMA Exported constants
Kojto 106:ba1f97679dad 183 * @{
Kojto 106:ba1f97679dad 184 */
Kojto 106:ba1f97679dad 185
Kojto 106:ba1f97679dad 186 /** @defgroup DMA_Error_Code DMA Error Code
Kojto 106:ba1f97679dad 187 * @brief DMA Error Code
Kojto 106:ba1f97679dad 188 * @{
Kojto 106:ba1f97679dad 189 */
Kojto 106:ba1f97679dad 190 #define HAL_DMA_ERROR_NONE ((uint32_t)0x00000000) /*!< No error */
Kojto 106:ba1f97679dad 191 #define HAL_DMA_ERROR_TE ((uint32_t)0x00000001) /*!< Transfer error */
Kojto 106:ba1f97679dad 192 #define HAL_DMA_ERROR_FE ((uint32_t)0x00000002) /*!< FIFO error */
Kojto 106:ba1f97679dad 193 #define HAL_DMA_ERROR_DME ((uint32_t)0x00000004) /*!< Direct Mode error */
Kojto 106:ba1f97679dad 194 #define HAL_DMA_ERROR_TIMEOUT ((uint32_t)0x00000020) /*!< Timeout error */
Kojto 106:ba1f97679dad 195 /**
Kojto 106:ba1f97679dad 196 * @}
Kojto 106:ba1f97679dad 197 */
Kojto 106:ba1f97679dad 198
Kojto 106:ba1f97679dad 199 /** @defgroup DMA_Channel_selection DMA Channel selection
Kojto 106:ba1f97679dad 200 * @brief DMA channel selection
Kojto 106:ba1f97679dad 201 * @{
Kojto 106:ba1f97679dad 202 */
Kojto 106:ba1f97679dad 203 #define DMA_CHANNEL_0 ((uint32_t)0x00000000) /*!< DMA Channel 0 */
Kojto 106:ba1f97679dad 204 #define DMA_CHANNEL_1 ((uint32_t)0x02000000) /*!< DMA Channel 1 */
Kojto 106:ba1f97679dad 205 #define DMA_CHANNEL_2 ((uint32_t)0x04000000) /*!< DMA Channel 2 */
Kojto 106:ba1f97679dad 206 #define DMA_CHANNEL_3 ((uint32_t)0x06000000) /*!< DMA Channel 3 */
Kojto 106:ba1f97679dad 207 #define DMA_CHANNEL_4 ((uint32_t)0x08000000) /*!< DMA Channel 4 */
Kojto 106:ba1f97679dad 208 #define DMA_CHANNEL_5 ((uint32_t)0x0A000000) /*!< DMA Channel 5 */
Kojto 106:ba1f97679dad 209 #define DMA_CHANNEL_6 ((uint32_t)0x0C000000) /*!< DMA Channel 6 */
Kojto 106:ba1f97679dad 210 #define DMA_CHANNEL_7 ((uint32_t)0x0E000000) /*!< DMA Channel 7 */
Kojto 106:ba1f97679dad 211 /**
Kojto 106:ba1f97679dad 212 * @}
Kojto 106:ba1f97679dad 213 */
Kojto 106:ba1f97679dad 214
Kojto 106:ba1f97679dad 215 /** @defgroup DMA_Data_transfer_direction DMA Data transfer direction
Kojto 106:ba1f97679dad 216 * @brief DMA data transfer direction
Kojto 106:ba1f97679dad 217 * @{
Kojto 106:ba1f97679dad 218 */
Kojto 106:ba1f97679dad 219 #define DMA_PERIPH_TO_MEMORY ((uint32_t)0x00000000) /*!< Peripheral to memory direction */
Kojto 106:ba1f97679dad 220 #define DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_SxCR_DIR_0) /*!< Memory to peripheral direction */
Kojto 106:ba1f97679dad 221 #define DMA_MEMORY_TO_MEMORY ((uint32_t)DMA_SxCR_DIR_1) /*!< Memory to memory direction */
Kojto 106:ba1f97679dad 222 /**
Kojto 106:ba1f97679dad 223 * @}
Kojto 106:ba1f97679dad 224 */
Kojto 106:ba1f97679dad 225
Kojto 106:ba1f97679dad 226 /** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode
Kojto 106:ba1f97679dad 227 * @brief DMA peripheral incremented mode
Kojto 106:ba1f97679dad 228 * @{
Kojto 106:ba1f97679dad 229 */
Kojto 106:ba1f97679dad 230 #define DMA_PINC_ENABLE ((uint32_t)DMA_SxCR_PINC) /*!< Peripheral increment mode enable */
Kojto 106:ba1f97679dad 231 #define DMA_PINC_DISABLE ((uint32_t)0x00000000) /*!< Peripheral increment mode disable */
Kojto 106:ba1f97679dad 232 /**
Kojto 106:ba1f97679dad 233 * @}
Kojto 106:ba1f97679dad 234 */
Kojto 106:ba1f97679dad 235
Kojto 106:ba1f97679dad 236 /** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode
Kojto 106:ba1f97679dad 237 * @brief DMA memory incremented mode
Kojto 106:ba1f97679dad 238 * @{
Kojto 106:ba1f97679dad 239 */
Kojto 106:ba1f97679dad 240 #define DMA_MINC_ENABLE ((uint32_t)DMA_SxCR_MINC) /*!< Memory increment mode enable */
Kojto 106:ba1f97679dad 241 #define DMA_MINC_DISABLE ((uint32_t)0x00000000) /*!< Memory increment mode disable */
Kojto 106:ba1f97679dad 242 /**
Kojto 106:ba1f97679dad 243 * @}
Kojto 106:ba1f97679dad 244 */
Kojto 106:ba1f97679dad 245
Kojto 106:ba1f97679dad 246 /** @defgroup DMA_Peripheral_data_size DMA Peripheral data size
Kojto 106:ba1f97679dad 247 * @brief DMA peripheral data size
Kojto 106:ba1f97679dad 248 * @{
Kojto 106:ba1f97679dad 249 */
Kojto 106:ba1f97679dad 250 #define DMA_PDATAALIGN_BYTE ((uint32_t)0x00000000) /*!< Peripheral data alignment: Byte */
Kojto 106:ba1f97679dad 251 #define DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_PSIZE_0) /*!< Peripheral data alignment: HalfWord */
Kojto 106:ba1f97679dad 252 #define DMA_PDATAALIGN_WORD ((uint32_t)DMA_SxCR_PSIZE_1) /*!< Peripheral data alignment: Word */
Kojto 106:ba1f97679dad 253 /**
Kojto 106:ba1f97679dad 254 * @}
Kojto 106:ba1f97679dad 255 */
Kojto 106:ba1f97679dad 256
Kojto 106:ba1f97679dad 257 /** @defgroup DMA_Memory_data_size DMA Memory data size
Kojto 106:ba1f97679dad 258 * @brief DMA memory data size
Kojto 106:ba1f97679dad 259 * @{
Kojto 106:ba1f97679dad 260 */
Kojto 106:ba1f97679dad 261 #define DMA_MDATAALIGN_BYTE ((uint32_t)0x00000000) /*!< Memory data alignment: Byte */
Kojto 106:ba1f97679dad 262 #define DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_MSIZE_0) /*!< Memory data alignment: HalfWord */
Kojto 106:ba1f97679dad 263 #define DMA_MDATAALIGN_WORD ((uint32_t)DMA_SxCR_MSIZE_1) /*!< Memory data alignment: Word */
Kojto 106:ba1f97679dad 264 /**
Kojto 106:ba1f97679dad 265 * @}
Kojto 106:ba1f97679dad 266 */
Kojto 106:ba1f97679dad 267
Kojto 106:ba1f97679dad 268 /** @defgroup DMA_mode DMA mode
Kojto 106:ba1f97679dad 269 * @brief DMA mode
Kojto 106:ba1f97679dad 270 * @{
Kojto 106:ba1f97679dad 271 */
Kojto 106:ba1f97679dad 272 #define DMA_NORMAL ((uint32_t)0x00000000) /*!< Normal mode */
Kojto 106:ba1f97679dad 273 #define DMA_CIRCULAR ((uint32_t)DMA_SxCR_CIRC) /*!< Circular mode */
Kojto 106:ba1f97679dad 274 #define DMA_PFCTRL ((uint32_t)DMA_SxCR_PFCTRL) /*!< Peripheral flow control mode */
Kojto 106:ba1f97679dad 275 /**
Kojto 106:ba1f97679dad 276 * @}
Kojto 106:ba1f97679dad 277 */
Kojto 106:ba1f97679dad 278
Kojto 106:ba1f97679dad 279 /** @defgroup DMA_Priority_level DMA Priority level
Kojto 106:ba1f97679dad 280 * @brief DMA priority levels
Kojto 106:ba1f97679dad 281 * @{
Kojto 106:ba1f97679dad 282 */
Kojto 106:ba1f97679dad 283 #define DMA_PRIORITY_LOW ((uint32_t)0x00000000) /*!< Priority level: Low */
Kojto 106:ba1f97679dad 284 #define DMA_PRIORITY_MEDIUM ((uint32_t)DMA_SxCR_PL_0) /*!< Priority level: Medium */
Kojto 106:ba1f97679dad 285 #define DMA_PRIORITY_HIGH ((uint32_t)DMA_SxCR_PL_1) /*!< Priority level: High */
Kojto 106:ba1f97679dad 286 #define DMA_PRIORITY_VERY_HIGH ((uint32_t)DMA_SxCR_PL) /*!< Priority level: Very High */
Kojto 106:ba1f97679dad 287 /**
Kojto 106:ba1f97679dad 288 * @}
Kojto 106:ba1f97679dad 289 */
Kojto 106:ba1f97679dad 290
Kojto 106:ba1f97679dad 291 /** @defgroup DMA_FIFO_direct_mode DMA FIFO direct mode
Kojto 106:ba1f97679dad 292 * @brief DMA FIFO direct mode
Kojto 106:ba1f97679dad 293 * @{
Kojto 106:ba1f97679dad 294 */
Kojto 106:ba1f97679dad 295 #define DMA_FIFOMODE_DISABLE ((uint32_t)0x00000000) /*!< FIFO mode disable */
Kojto 106:ba1f97679dad 296 #define DMA_FIFOMODE_ENABLE ((uint32_t)DMA_SxFCR_DMDIS) /*!< FIFO mode enable */
Kojto 106:ba1f97679dad 297 /**
Kojto 106:ba1f97679dad 298 * @}
Kojto 106:ba1f97679dad 299 */
Kojto 106:ba1f97679dad 300
Kojto 106:ba1f97679dad 301 /** @defgroup DMA_FIFO_threshold_level DMA FIFO threshold level
Kojto 106:ba1f97679dad 302 * @brief DMA FIFO level
Kojto 106:ba1f97679dad 303 * @{
Kojto 106:ba1f97679dad 304 */
Kojto 106:ba1f97679dad 305 #define DMA_FIFO_THRESHOLD_1QUARTERFULL ((uint32_t)0x00000000) /*!< FIFO threshold 1 quart full configuration */
Kojto 106:ba1f97679dad 306 #define DMA_FIFO_THRESHOLD_HALFFULL ((uint32_t)DMA_SxFCR_FTH_0) /*!< FIFO threshold half full configuration */
Kojto 106:ba1f97679dad 307 #define DMA_FIFO_THRESHOLD_3QUARTERSFULL ((uint32_t)DMA_SxFCR_FTH_1) /*!< FIFO threshold 3 quarts full configuration */
Kojto 106:ba1f97679dad 308 #define DMA_FIFO_THRESHOLD_FULL ((uint32_t)DMA_SxFCR_FTH) /*!< FIFO threshold full configuration */
Kojto 106:ba1f97679dad 309 /**
Kojto 106:ba1f97679dad 310 * @}
Kojto 106:ba1f97679dad 311 */
Kojto 106:ba1f97679dad 312
Kojto 106:ba1f97679dad 313 /** @defgroup DMA_Memory_burst DMA Memory burst
Kojto 106:ba1f97679dad 314 * @brief DMA memory burst
Kojto 106:ba1f97679dad 315 * @{
Kojto 106:ba1f97679dad 316 */
Kojto 106:ba1f97679dad 317 #define DMA_MBURST_SINGLE ((uint32_t)0x00000000)
Kojto 106:ba1f97679dad 318 #define DMA_MBURST_INC4 ((uint32_t)DMA_SxCR_MBURST_0)
Kojto 106:ba1f97679dad 319 #define DMA_MBURST_INC8 ((uint32_t)DMA_SxCR_MBURST_1)
Kojto 106:ba1f97679dad 320 #define DMA_MBURST_INC16 ((uint32_t)DMA_SxCR_MBURST)
Kojto 106:ba1f97679dad 321 /**
Kojto 106:ba1f97679dad 322 * @}
Kojto 106:ba1f97679dad 323 */
Kojto 106:ba1f97679dad 324
Kojto 106:ba1f97679dad 325 /** @defgroup DMA_Peripheral_burst DMA Peripheral burst
Kojto 106:ba1f97679dad 326 * @brief DMA peripheral burst
Kojto 106:ba1f97679dad 327 * @{
Kojto 106:ba1f97679dad 328 */
Kojto 106:ba1f97679dad 329 #define DMA_PBURST_SINGLE ((uint32_t)0x00000000)
Kojto 106:ba1f97679dad 330 #define DMA_PBURST_INC4 ((uint32_t)DMA_SxCR_PBURST_0)
Kojto 106:ba1f97679dad 331 #define DMA_PBURST_INC8 ((uint32_t)DMA_SxCR_PBURST_1)
Kojto 106:ba1f97679dad 332 #define DMA_PBURST_INC16 ((uint32_t)DMA_SxCR_PBURST)
Kojto 106:ba1f97679dad 333 /**
Kojto 106:ba1f97679dad 334 * @}
Kojto 106:ba1f97679dad 335 */
Kojto 106:ba1f97679dad 336
Kojto 106:ba1f97679dad 337 /** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions
Kojto 106:ba1f97679dad 338 * @brief DMA interrupts definition
Kojto 106:ba1f97679dad 339 * @{
Kojto 106:ba1f97679dad 340 */
Kojto 106:ba1f97679dad 341 #define DMA_IT_TC ((uint32_t)DMA_SxCR_TCIE)
Kojto 106:ba1f97679dad 342 #define DMA_IT_HT ((uint32_t)DMA_SxCR_HTIE)
Kojto 106:ba1f97679dad 343 #define DMA_IT_TE ((uint32_t)DMA_SxCR_TEIE)
Kojto 106:ba1f97679dad 344 #define DMA_IT_DME ((uint32_t)DMA_SxCR_DMEIE)
Kojto 106:ba1f97679dad 345 #define DMA_IT_FE ((uint32_t)0x00000080)
Kojto 106:ba1f97679dad 346 /**
Kojto 106:ba1f97679dad 347 * @}
Kojto 106:ba1f97679dad 348 */
Kojto 106:ba1f97679dad 349
Kojto 106:ba1f97679dad 350 /** @defgroup DMA_flag_definitions DMA flag definitions
Kojto 106:ba1f97679dad 351 * @brief DMA flag definitions
Kojto 106:ba1f97679dad 352 * @{
Kojto 106:ba1f97679dad 353 */
Kojto 106:ba1f97679dad 354 #define DMA_FLAG_FEIF0_4 ((uint32_t)0x00800001)
Kojto 106:ba1f97679dad 355 #define DMA_FLAG_DMEIF0_4 ((uint32_t)0x00800004)
Kojto 106:ba1f97679dad 356 #define DMA_FLAG_TEIF0_4 ((uint32_t)0x00000008)
Kojto 106:ba1f97679dad 357 #define DMA_FLAG_HTIF0_4 ((uint32_t)0x00000010)
Kojto 106:ba1f97679dad 358 #define DMA_FLAG_TCIF0_4 ((uint32_t)0x00000020)
Kojto 106:ba1f97679dad 359 #define DMA_FLAG_FEIF1_5 ((uint32_t)0x00000040)
Kojto 106:ba1f97679dad 360 #define DMA_FLAG_DMEIF1_5 ((uint32_t)0x00000100)
Kojto 106:ba1f97679dad 361 #define DMA_FLAG_TEIF1_5 ((uint32_t)0x00000200)
Kojto 106:ba1f97679dad 362 #define DMA_FLAG_HTIF1_5 ((uint32_t)0x00000400)
Kojto 106:ba1f97679dad 363 #define DMA_FLAG_TCIF1_5 ((uint32_t)0x00000800)
Kojto 106:ba1f97679dad 364 #define DMA_FLAG_FEIF2_6 ((uint32_t)0x00010000)
Kojto 106:ba1f97679dad 365 #define DMA_FLAG_DMEIF2_6 ((uint32_t)0x00040000)
Kojto 106:ba1f97679dad 366 #define DMA_FLAG_TEIF2_6 ((uint32_t)0x00080000)
Kojto 106:ba1f97679dad 367 #define DMA_FLAG_HTIF2_6 ((uint32_t)0x00100000)
Kojto 106:ba1f97679dad 368 #define DMA_FLAG_TCIF2_6 ((uint32_t)0x00200000)
Kojto 106:ba1f97679dad 369 #define DMA_FLAG_FEIF3_7 ((uint32_t)0x00400000)
Kojto 106:ba1f97679dad 370 #define DMA_FLAG_DMEIF3_7 ((uint32_t)0x01000000)
Kojto 106:ba1f97679dad 371 #define DMA_FLAG_TEIF3_7 ((uint32_t)0x02000000)
Kojto 106:ba1f97679dad 372 #define DMA_FLAG_HTIF3_7 ((uint32_t)0x04000000)
Kojto 106:ba1f97679dad 373 #define DMA_FLAG_TCIF3_7 ((uint32_t)0x08000000)
Kojto 106:ba1f97679dad 374 /**
Kojto 106:ba1f97679dad 375 * @}
Kojto 106:ba1f97679dad 376 */
Kojto 106:ba1f97679dad 377
Kojto 106:ba1f97679dad 378 /**
Kojto 106:ba1f97679dad 379 * @}
Kojto 106:ba1f97679dad 380 */
Kojto 106:ba1f97679dad 381
Kojto 106:ba1f97679dad 382 /* Exported macro ------------------------------------------------------------*/
Kojto 106:ba1f97679dad 383
Kojto 106:ba1f97679dad 384 /** @brief Reset DMA handle state
Kojto 106:ba1f97679dad 385 * @param __HANDLE__: specifies the DMA handle.
Kojto 106:ba1f97679dad 386 * @retval None
Kojto 106:ba1f97679dad 387 */
Kojto 106:ba1f97679dad 388 #define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)
Kojto 106:ba1f97679dad 389
Kojto 106:ba1f97679dad 390 /**
Kojto 106:ba1f97679dad 391 * @brief Return the current DMA Stream FIFO filled level.
Kojto 106:ba1f97679dad 392 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 393 * @retval The FIFO filling state.
Kojto 106:ba1f97679dad 394 * - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full
Kojto 106:ba1f97679dad 395 * and not empty.
Kojto 106:ba1f97679dad 396 * - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.
Kojto 106:ba1f97679dad 397 * - DMA_FIFOStatus_HalfFull: if more than 1 half-full.
Kojto 106:ba1f97679dad 398 * - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.
Kojto 106:ba1f97679dad 399 * - DMA_FIFOStatus_Empty: when FIFO is empty
Kojto 106:ba1f97679dad 400 * - DMA_FIFOStatus_Full: when FIFO is full
Kojto 106:ba1f97679dad 401 */
Kojto 106:ba1f97679dad 402 #define __HAL_DMA_GET_FS(__HANDLE__) (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS)))
Kojto 106:ba1f97679dad 403
Kojto 106:ba1f97679dad 404 /**
Kojto 106:ba1f97679dad 405 * @brief Enable the specified DMA Stream.
Kojto 106:ba1f97679dad 406 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 407 * @retval None
Kojto 106:ba1f97679dad 408 */
Kojto 106:ba1f97679dad 409 #define __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA_SxCR_EN)
Kojto 106:ba1f97679dad 410
Kojto 106:ba1f97679dad 411 /**
Kojto 106:ba1f97679dad 412 * @brief Disable the specified DMA Stream.
Kojto 106:ba1f97679dad 413 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 414 * @retval None
Kojto 106:ba1f97679dad 415 */
Kojto 106:ba1f97679dad 416 #define __HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~DMA_SxCR_EN)
Kojto 106:ba1f97679dad 417
Kojto 106:ba1f97679dad 418 /* Interrupt & Flag management */
Kojto 106:ba1f97679dad 419
Kojto 106:ba1f97679dad 420 /**
Kojto 106:ba1f97679dad 421 * @brief Return the current DMA Stream transfer complete flag.
Kojto 106:ba1f97679dad 422 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 423 * @retval The specified transfer complete flag index.
Kojto 106:ba1f97679dad 424 */
Kojto 106:ba1f97679dad 425 #define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \
Kojto 106:ba1f97679dad 426 (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 :\
Kojto 106:ba1f97679dad 427 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\
Kojto 106:ba1f97679dad 428 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 :\
Kojto 106:ba1f97679dad 429 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 :\
Kojto 106:ba1f97679dad 430 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 :\
Kojto 106:ba1f97679dad 431 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 :\
Kojto 106:ba1f97679dad 432 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 :\
Kojto 106:ba1f97679dad 433 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 :\
Kojto 106:ba1f97679dad 434 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 :\
Kojto 106:ba1f97679dad 435 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 :\
Kojto 106:ba1f97679dad 436 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 :\
Kojto 106:ba1f97679dad 437 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 :\
Kojto 106:ba1f97679dad 438 DMA_FLAG_TCIF3_7)
Kojto 106:ba1f97679dad 439
Kojto 106:ba1f97679dad 440 /**
Kojto 106:ba1f97679dad 441 * @brief Return the current DMA Stream half transfer complete flag.
Kojto 106:ba1f97679dad 442 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 443 * @retval The specified half transfer complete flag index.
Kojto 106:ba1f97679dad 444 */
Kojto 106:ba1f97679dad 445 #define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\
Kojto 106:ba1f97679dad 446 (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 :\
Kojto 106:ba1f97679dad 447 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\
Kojto 106:ba1f97679dad 448 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 :\
Kojto 106:ba1f97679dad 449 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 :\
Kojto 106:ba1f97679dad 450 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 :\
Kojto 106:ba1f97679dad 451 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 :\
Kojto 106:ba1f97679dad 452 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 :\
Kojto 106:ba1f97679dad 453 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 :\
Kojto 106:ba1f97679dad 454 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 :\
Kojto 106:ba1f97679dad 455 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 :\
Kojto 106:ba1f97679dad 456 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 :\
Kojto 106:ba1f97679dad 457 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 :\
Kojto 106:ba1f97679dad 458 DMA_FLAG_HTIF3_7)
Kojto 106:ba1f97679dad 459
Kojto 106:ba1f97679dad 460 /**
Kojto 106:ba1f97679dad 461 * @brief Return the current DMA Stream transfer error flag.
Kojto 106:ba1f97679dad 462 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 463 * @retval The specified transfer error flag index.
Kojto 106:ba1f97679dad 464 */
Kojto 106:ba1f97679dad 465 #define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\
Kojto 106:ba1f97679dad 466 (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 :\
Kojto 106:ba1f97679dad 467 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\
Kojto 106:ba1f97679dad 468 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 :\
Kojto 106:ba1f97679dad 469 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 :\
Kojto 106:ba1f97679dad 470 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 :\
Kojto 106:ba1f97679dad 471 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 :\
Kojto 106:ba1f97679dad 472 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 :\
Kojto 106:ba1f97679dad 473 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 :\
Kojto 106:ba1f97679dad 474 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 :\
Kojto 106:ba1f97679dad 475 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 :\
Kojto 106:ba1f97679dad 476 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 :\
Kojto 106:ba1f97679dad 477 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 :\
Kojto 106:ba1f97679dad 478 DMA_FLAG_TEIF3_7)
Kojto 106:ba1f97679dad 479
Kojto 106:ba1f97679dad 480 /**
Kojto 106:ba1f97679dad 481 * @brief Return the current DMA Stream FIFO error flag.
Kojto 106:ba1f97679dad 482 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 483 * @retval The specified FIFO error flag index.
Kojto 106:ba1f97679dad 484 */
Kojto 106:ba1f97679dad 485 #define __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__)\
Kojto 106:ba1f97679dad 486 (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 :\
Kojto 106:ba1f97679dad 487 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 :\
Kojto 106:ba1f97679dad 488 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 :\
Kojto 106:ba1f97679dad 489 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 :\
Kojto 106:ba1f97679dad 490 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 :\
Kojto 106:ba1f97679dad 491 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 :\
Kojto 106:ba1f97679dad 492 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 :\
Kojto 106:ba1f97679dad 493 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 :\
Kojto 106:ba1f97679dad 494 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 :\
Kojto 106:ba1f97679dad 495 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 :\
Kojto 106:ba1f97679dad 496 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 :\
Kojto 106:ba1f97679dad 497 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 :\
Kojto 106:ba1f97679dad 498 DMA_FLAG_FEIF3_7)
Kojto 106:ba1f97679dad 499
Kojto 106:ba1f97679dad 500 /**
Kojto 106:ba1f97679dad 501 * @brief Return the current DMA Stream direct mode error flag.
Kojto 106:ba1f97679dad 502 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 503 * @retval The specified direct mode error flag index.
Kojto 106:ba1f97679dad 504 */
Kojto 106:ba1f97679dad 505 #define __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__)\
Kojto 106:ba1f97679dad 506 (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 :\
Kojto 106:ba1f97679dad 507 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 :\
Kojto 106:ba1f97679dad 508 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 :\
Kojto 106:ba1f97679dad 509 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 :\
Kojto 106:ba1f97679dad 510 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 :\
Kojto 106:ba1f97679dad 511 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 :\
Kojto 106:ba1f97679dad 512 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 :\
Kojto 106:ba1f97679dad 513 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 :\
Kojto 106:ba1f97679dad 514 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 :\
Kojto 106:ba1f97679dad 515 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 :\
Kojto 106:ba1f97679dad 516 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 :\
Kojto 106:ba1f97679dad 517 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 :\
Kojto 106:ba1f97679dad 518 DMA_FLAG_DMEIF3_7)
Kojto 106:ba1f97679dad 519
Kojto 106:ba1f97679dad 520 /**
Kojto 106:ba1f97679dad 521 * @brief Get the DMA Stream pending flags.
Kojto 106:ba1f97679dad 522 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 523 * @param __FLAG__: Get the specified flag.
Kojto 106:ba1f97679dad 524 * This parameter can be any combination of the following values:
Kojto 106:ba1f97679dad 525 * @arg DMA_FLAG_TCIFx: Transfer complete flag.
Kojto 106:ba1f97679dad 526 * @arg DMA_FLAG_HTIFx: Half transfer complete flag.
Kojto 106:ba1f97679dad 527 * @arg DMA_FLAG_TEIFx: Transfer error flag.
Kojto 106:ba1f97679dad 528 * @arg DMA_FLAG_DMEIFx: Direct mode error flag.
Kojto 106:ba1f97679dad 529 * @arg DMA_FLAG_FEIFx: FIFO error flag.
Kojto 106:ba1f97679dad 530 * Where x can be 0_4, 1_5, 2_6 or 3_7 to select the DMA Stream flag.
Kojto 106:ba1f97679dad 531 * @retval The state of FLAG (SET or RESET).
Kojto 106:ba1f97679dad 532 */
Kojto 106:ba1f97679dad 533 #define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)\
Kojto 106:ba1f97679dad 534 (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) :\
Kojto 106:ba1f97679dad 535 ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) :\
Kojto 106:ba1f97679dad 536 ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))
Kojto 106:ba1f97679dad 537
Kojto 106:ba1f97679dad 538 /**
Kojto 106:ba1f97679dad 539 * @brief Clear the DMA Stream pending flags.
Kojto 106:ba1f97679dad 540 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 541 * @param __FLAG__: specifies the flag to clear.
Kojto 106:ba1f97679dad 542 * This parameter can be any combination of the following values:
Kojto 106:ba1f97679dad 543 * @arg DMA_FLAG_TCIFx: Transfer complete flag.
Kojto 106:ba1f97679dad 544 * @arg DMA_FLAG_HTIFx: Half transfer complete flag.
Kojto 106:ba1f97679dad 545 * @arg DMA_FLAG_TEIFx: Transfer error flag.
Kojto 106:ba1f97679dad 546 * @arg DMA_FLAG_DMEIFx: Direct mode error flag.
Kojto 106:ba1f97679dad 547 * @arg DMA_FLAG_FEIFx: FIFO error flag.
Kojto 106:ba1f97679dad 548 * Where x can be 0_4, 1_5, 2_6 or 3_7 to select the DMA Stream flag.
Kojto 106:ba1f97679dad 549 * @retval None
Kojto 106:ba1f97679dad 550 */
Kojto 106:ba1f97679dad 551 #define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) \
Kojto 106:ba1f97679dad 552 (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) :\
Kojto 106:ba1f97679dad 553 ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) :\
Kojto 106:ba1f97679dad 554 ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__)))
Kojto 106:ba1f97679dad 555
Kojto 106:ba1f97679dad 556 /**
Kojto 106:ba1f97679dad 557 * @brief Enable the specified DMA Stream interrupts.
Kojto 106:ba1f97679dad 558 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 559 * @param __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled.
Kojto 106:ba1f97679dad 560 * This parameter can be any combination of the following values:
Kojto 106:ba1f97679dad 561 * @arg DMA_IT_TC: Transfer complete interrupt mask.
Kojto 106:ba1f97679dad 562 * @arg DMA_IT_HT: Half transfer complete interrupt mask.
Kojto 106:ba1f97679dad 563 * @arg DMA_IT_TE: Transfer error interrupt mask.
Kojto 106:ba1f97679dad 564 * @arg DMA_IT_FE: FIFO error interrupt mask.
Kojto 106:ba1f97679dad 565 * @arg DMA_IT_DME: Direct mode error interrupt.
Kojto 106:ba1f97679dad 566 * @retval None
Kojto 106:ba1f97679dad 567 */
Kojto 106:ba1f97679dad 568 #define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? \
Kojto 106:ba1f97679dad 569 ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__)))
Kojto 106:ba1f97679dad 570
Kojto 106:ba1f97679dad 571 /**
Kojto 106:ba1f97679dad 572 * @brief Disable the specified DMA Stream interrupts.
Kojto 106:ba1f97679dad 573 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 574 * @param __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled.
Kojto 106:ba1f97679dad 575 * This parameter can be any combination of the following values:
Kojto 106:ba1f97679dad 576 * @arg DMA_IT_TC: Transfer complete interrupt mask.
Kojto 106:ba1f97679dad 577 * @arg DMA_IT_HT: Half transfer complete interrupt mask.
Kojto 106:ba1f97679dad 578 * @arg DMA_IT_TE: Transfer error interrupt mask.
Kojto 106:ba1f97679dad 579 * @arg DMA_IT_FE: FIFO error interrupt mask.
Kojto 106:ba1f97679dad 580 * @arg DMA_IT_DME: Direct mode error interrupt.
Kojto 106:ba1f97679dad 581 * @retval None
Kojto 106:ba1f97679dad 582 */
Kojto 106:ba1f97679dad 583 #define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? \
Kojto 106:ba1f97679dad 584 ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__)))
Kojto 106:ba1f97679dad 585
Kojto 106:ba1f97679dad 586 /**
Kojto 106:ba1f97679dad 587 * @brief Check whether the specified DMA Stream interrupt is enabled or disabled.
Kojto 106:ba1f97679dad 588 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 589 * @param __INTERRUPT__: specifies the DMA interrupt source to check.
Kojto 106:ba1f97679dad 590 * This parameter can be one of the following values:
Kojto 106:ba1f97679dad 591 * @arg DMA_IT_TC: Transfer complete interrupt mask.
Kojto 106:ba1f97679dad 592 * @arg DMA_IT_HT: Half transfer complete interrupt mask.
Kojto 106:ba1f97679dad 593 * @arg DMA_IT_TE: Transfer error interrupt mask.
Kojto 106:ba1f97679dad 594 * @arg DMA_IT_FE: FIFO error interrupt mask.
Kojto 106:ba1f97679dad 595 * @arg DMA_IT_DME: Direct mode error interrupt.
Kojto 106:ba1f97679dad 596 * @retval The state of DMA_IT.
Kojto 106:ba1f97679dad 597 */
Kojto 106:ba1f97679dad 598 #define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? \
Kojto 106:ba1f97679dad 599 ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : \
Kojto 106:ba1f97679dad 600 ((__HANDLE__)->Instance->FCR & (__INTERRUPT__)))
Kojto 106:ba1f97679dad 601
Kojto 106:ba1f97679dad 602 /**
Kojto 106:ba1f97679dad 603 * @brief Writes the number of data units to be transferred on the DMA Stream.
Kojto 106:ba1f97679dad 604 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 605 * @param __COUNTER__: Number of data units to be transferred (from 0 to 65535)
Kojto 106:ba1f97679dad 606 * Number of data items depends only on the Peripheral data format.
Kojto 106:ba1f97679dad 607 *
Kojto 106:ba1f97679dad 608 * @note If Peripheral data format is Bytes: number of data units is equal
Kojto 106:ba1f97679dad 609 * to total number of bytes to be transferred.
Kojto 106:ba1f97679dad 610 *
Kojto 106:ba1f97679dad 611 * @note If Peripheral data format is Half-Word: number of data units is
Kojto 106:ba1f97679dad 612 * equal to total number of bytes to be transferred / 2.
Kojto 106:ba1f97679dad 613 *
Kojto 106:ba1f97679dad 614 * @note If Peripheral data format is Word: number of data units is equal
Kojto 106:ba1f97679dad 615 * to total number of bytes to be transferred / 4.
Kojto 106:ba1f97679dad 616 *
Kojto 106:ba1f97679dad 617 * @retval The number of remaining data units in the current DMAy Streamx transfer.
Kojto 106:ba1f97679dad 618 */
Kojto 106:ba1f97679dad 619 #define __HAL_DMA_SET_COUNTER(__HANDLE__, __COUNTER__) ((__HANDLE__)->Instance->NDTR = (uint16_t)(__COUNTER__))
Kojto 106:ba1f97679dad 620
Kojto 106:ba1f97679dad 621 /**
Kojto 106:ba1f97679dad 622 * @brief Returns the number of remaining data units in the current DMAy Streamx transfer.
Kojto 106:ba1f97679dad 623 * @param __HANDLE__: DMA handle
Kojto 106:ba1f97679dad 624 *
Kojto 106:ba1f97679dad 625 * @retval The number of remaining data units in the current DMA Stream transfer.
Kojto 106:ba1f97679dad 626 */
Kojto 106:ba1f97679dad 627 #define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR)
Kojto 106:ba1f97679dad 628
Kojto 106:ba1f97679dad 629
Kojto 106:ba1f97679dad 630 /* Include DMA HAL Extension module */
Kojto 106:ba1f97679dad 631 #include "stm32f4xx_hal_dma_ex.h"
Kojto 106:ba1f97679dad 632
Kojto 106:ba1f97679dad 633 /* Exported functions --------------------------------------------------------*/
Kojto 106:ba1f97679dad 634
Kojto 106:ba1f97679dad 635 /** @defgroup DMA_Exported_Functions DMA Exported Functions
Kojto 106:ba1f97679dad 636 * @brief DMA Exported functions
Kojto 106:ba1f97679dad 637 * @{
Kojto 106:ba1f97679dad 638 */
Kojto 106:ba1f97679dad 639
Kojto 106:ba1f97679dad 640 /** @defgroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions
Kojto 106:ba1f97679dad 641 * @brief Initialization and de-initialization functions
Kojto 106:ba1f97679dad 642 * @{
Kojto 106:ba1f97679dad 643 */
Kojto 106:ba1f97679dad 644 HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma);
Kojto 106:ba1f97679dad 645 HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma);
Kojto 106:ba1f97679dad 646 /**
Kojto 106:ba1f97679dad 647 * @}
Kojto 106:ba1f97679dad 648 */
Kojto 106:ba1f97679dad 649
Kojto 106:ba1f97679dad 650 /** @defgroup DMA_Exported_Functions_Group2 I/O operation functions
Kojto 106:ba1f97679dad 651 * @brief I/O operation functions
Kojto 106:ba1f97679dad 652 * @{
Kojto 106:ba1f97679dad 653 */
Kojto 106:ba1f97679dad 654 HAL_StatusTypeDef HAL_DMA_Start (DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
Kojto 106:ba1f97679dad 655 HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
Kojto 106:ba1f97679dad 656 HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma);
Kojto 106:ba1f97679dad 657 HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, uint32_t CompleteLevel, uint32_t Timeout);
Kojto 106:ba1f97679dad 658 void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma);
Kojto 106:ba1f97679dad 659 /**
Kojto 106:ba1f97679dad 660 * @}
Kojto 106:ba1f97679dad 661 */
Kojto 106:ba1f97679dad 662
Kojto 106:ba1f97679dad 663 /** @defgroup DMA_Exported_Functions_Group3 Peripheral State functions
Kojto 106:ba1f97679dad 664 * @brief Peripheral State functions
Kojto 106:ba1f97679dad 665 * @{
Kojto 106:ba1f97679dad 666 */
Kojto 106:ba1f97679dad 667 HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma);
Kojto 106:ba1f97679dad 668 uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma);
Kojto 106:ba1f97679dad 669 /**
Kojto 106:ba1f97679dad 670 * @}
Kojto 106:ba1f97679dad 671 */
Kojto 106:ba1f97679dad 672 /**
Kojto 106:ba1f97679dad 673 * @}
Kojto 106:ba1f97679dad 674 */
Kojto 106:ba1f97679dad 675 /* Private Constants -------------------------------------------------------------*/
Kojto 106:ba1f97679dad 676 /** @defgroup DMA_Private_Constants DMA Private Constants
Kojto 106:ba1f97679dad 677 * @brief DMA private defines and constants
Kojto 106:ba1f97679dad 678 * @{
Kojto 106:ba1f97679dad 679 */
Kojto 106:ba1f97679dad 680 /**
Kojto 106:ba1f97679dad 681 * @}
Kojto 106:ba1f97679dad 682 */
Kojto 106:ba1f97679dad 683
Kojto 106:ba1f97679dad 684 /* Private macros ------------------------------------------------------------*/
Kojto 106:ba1f97679dad 685 /** @defgroup DMA_Private_Macros DMA Private Macros
Kojto 106:ba1f97679dad 686 * @brief DMA private macros
Kojto 106:ba1f97679dad 687 * @{
Kojto 106:ba1f97679dad 688 */
Kojto 106:ba1f97679dad 689 #define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || \
Kojto 106:ba1f97679dad 690 ((CHANNEL) == DMA_CHANNEL_1) || \
Kojto 106:ba1f97679dad 691 ((CHANNEL) == DMA_CHANNEL_2) || \
Kojto 106:ba1f97679dad 692 ((CHANNEL) == DMA_CHANNEL_3) || \
Kojto 106:ba1f97679dad 693 ((CHANNEL) == DMA_CHANNEL_4) || \
Kojto 106:ba1f97679dad 694 ((CHANNEL) == DMA_CHANNEL_5) || \
Kojto 106:ba1f97679dad 695 ((CHANNEL) == DMA_CHANNEL_6) || \
Kojto 106:ba1f97679dad 696 ((CHANNEL) == DMA_CHANNEL_7))
Kojto 106:ba1f97679dad 697
Kojto 106:ba1f97679dad 698 #define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \
Kojto 106:ba1f97679dad 699 ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || \
Kojto 106:ba1f97679dad 700 ((DIRECTION) == DMA_MEMORY_TO_MEMORY))
Kojto 106:ba1f97679dad 701
Kojto 106:ba1f97679dad 702 #define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000))
Kojto 106:ba1f97679dad 703
Kojto 106:ba1f97679dad 704 #define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \
Kojto 106:ba1f97679dad 705 ((STATE) == DMA_PINC_DISABLE))
Kojto 106:ba1f97679dad 706
Kojto 106:ba1f97679dad 707 #define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || \
Kojto 106:ba1f97679dad 708 ((STATE) == DMA_MINC_DISABLE))
Kojto 106:ba1f97679dad 709
Kojto 106:ba1f97679dad 710 #define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || \
Kojto 106:ba1f97679dad 711 ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \
Kojto 106:ba1f97679dad 712 ((SIZE) == DMA_PDATAALIGN_WORD))
Kojto 106:ba1f97679dad 713
Kojto 106:ba1f97679dad 714 #define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || \
Kojto 106:ba1f97679dad 715 ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \
Kojto 106:ba1f97679dad 716 ((SIZE) == DMA_MDATAALIGN_WORD ))
Kojto 106:ba1f97679dad 717
Kojto 106:ba1f97679dad 718 #define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || \
Kojto 106:ba1f97679dad 719 ((MODE) == DMA_CIRCULAR) || \
Kojto 106:ba1f97679dad 720 ((MODE) == DMA_PFCTRL))
Kojto 106:ba1f97679dad 721
Kojto 106:ba1f97679dad 722 #define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || \
Kojto 106:ba1f97679dad 723 ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \
Kojto 106:ba1f97679dad 724 ((PRIORITY) == DMA_PRIORITY_HIGH) || \
Kojto 106:ba1f97679dad 725 ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))
Kojto 106:ba1f97679dad 726
Kojto 106:ba1f97679dad 727 #define IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || \
Kojto 106:ba1f97679dad 728 ((STATE) == DMA_FIFOMODE_ENABLE))
Kojto 106:ba1f97679dad 729
Kojto 106:ba1f97679dad 730 #define IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || \
Kojto 106:ba1f97679dad 731 ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || \
Kojto 106:ba1f97679dad 732 ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || \
Kojto 106:ba1f97679dad 733 ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL))
Kojto 106:ba1f97679dad 734
Kojto 106:ba1f97679dad 735 #define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || \
Kojto 106:ba1f97679dad 736 ((BURST) == DMA_MBURST_INC4) || \
Kojto 106:ba1f97679dad 737 ((BURST) == DMA_MBURST_INC8) || \
Kojto 106:ba1f97679dad 738 ((BURST) == DMA_MBURST_INC16))
Kojto 106:ba1f97679dad 739
Kojto 106:ba1f97679dad 740 #define IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || \
Kojto 106:ba1f97679dad 741 ((BURST) == DMA_PBURST_INC4) || \
Kojto 106:ba1f97679dad 742 ((BURST) == DMA_PBURST_INC8) || \
Kojto 106:ba1f97679dad 743 ((BURST) == DMA_PBURST_INC16))
Kojto 106:ba1f97679dad 744 /**
Kojto 106:ba1f97679dad 745 * @}
Kojto 106:ba1f97679dad 746 */
Kojto 106:ba1f97679dad 747
Kojto 106:ba1f97679dad 748 /* Private functions ---------------------------------------------------------*/
Kojto 106:ba1f97679dad 749 /** @defgroup DMA_Private_Functions DMA Private Functions
Kojto 106:ba1f97679dad 750 * @brief DMA private functions
Kojto 106:ba1f97679dad 751 * @{
Kojto 106:ba1f97679dad 752 */
Kojto 106:ba1f97679dad 753 /**
Kojto 106:ba1f97679dad 754 * @}
Kojto 106:ba1f97679dad 755 */
Kojto 106:ba1f97679dad 756
Kojto 106:ba1f97679dad 757 /**
Kojto 106:ba1f97679dad 758 * @}
Kojto 106:ba1f97679dad 759 */
Kojto 106:ba1f97679dad 760
Kojto 106:ba1f97679dad 761 /**
Kojto 106:ba1f97679dad 762 * @}
Kojto 106:ba1f97679dad 763 */
Kojto 106:ba1f97679dad 764
Kojto 106:ba1f97679dad 765 #ifdef __cplusplus
Kojto 106:ba1f97679dad 766 }
Kojto 106:ba1f97679dad 767 #endif
Kojto 106:ba1f97679dad 768
Kojto 106:ba1f97679dad 769 #endif /* __STM32F4xx_HAL_DMA_H */
Kojto 106:ba1f97679dad 770
Kojto 106:ba1f97679dad 771 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/