AutoIpNetStack - Net stack with AutoIP enabled

Users » darran » Code » AutoIpNetStack

Darran Shepherd / Mbed 2 deprecated AutoIpNetStack

Net stack with AutoIP enabled

drv/usb/UsbEndpoint.cpp@0:ac21159e27f4, 2010-07-02 (annotated)

Committer:: darran
Date:: Fri Jul 02 17:21:58 2010 +0000
Revision:: 0:ac21159e27f4

Who changed what in which revision?

User	Revision	Line number	New contents of line
darran	0:ac21159e27f4	1
darran	0:ac21159e27f4	2	/*
darran	0:ac21159e27f4	3	Copyright (c) 2010 Donatien Garnier (donatiengar [at] gmail [dot] com)
darran	0:ac21159e27f4	4
darran	0:ac21159e27f4	5	Permission is hereby granted, free of charge, to any person obtaining a copy
darran	0:ac21159e27f4	6	of this software and associated documentation files (the "Software"), to deal
darran	0:ac21159e27f4	7	in the Software without restriction, including without limitation the rights
darran	0:ac21159e27f4	8	to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
darran	0:ac21159e27f4	9	copies of the Software, and to permit persons to whom the Software is
darran	0:ac21159e27f4	10	furnished to do so, subject to the following conditions:
darran	0:ac21159e27f4	11
darran	0:ac21159e27f4	12	The above copyright notice and this permission notice shall be included in
darran	0:ac21159e27f4	13	all copies or substantial portions of the Software.
darran	0:ac21159e27f4	14
darran	0:ac21159e27f4	15	THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
darran	0:ac21159e27f4	16	IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
darran	0:ac21159e27f4	17	FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
darran	0:ac21159e27f4	18	AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
darran	0:ac21159e27f4	19	LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
darran	0:ac21159e27f4	20	OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
darran	0:ac21159e27f4	21	THE SOFTWARE.
darran	0:ac21159e27f4	22	*/
darran	0:ac21159e27f4	23
darran	0:ac21159e27f4	24	#include "UsbEndpoint.h"
darran	0:ac21159e27f4	25
darran	0:ac21159e27f4	26	#include "netCfg.h"
darran	0:ac21159e27f4	27	#if NET_USB
darran	0:ac21159e27f4	28
darran	0:ac21159e27f4	29	EdPool::EdPool(int size) : m_pos(0)
darran	0:ac21159e27f4	30	{
darran	0:ac21159e27f4	31	m_pool = new uint8_t[2size0x10];
darran	0:ac21159e27f4	32	printf("\r\n--HCED* m_pool= %p of size %d--\r\n", m_pool, 2size0x10);
darran	0:ac21159e27f4	33	}
darran	0:ac21159e27f4	34
darran	0:ac21159e27f4	35	EdPool::~EdPool()
darran	0:ac21159e27f4	36	{
darran	0:ac21159e27f4	37	printf("\r\n--~EdPool()--\r\n");
darran	0:ac21159e27f4	38	delete[] m_pool;
darran	0:ac21159e27f4	39	}
darran	0:ac21159e27f4	40
darran	0:ac21159e27f4	41	HCED* EdPool::get()
darran	0:ac21159e27f4	42	{
darran	0:ac21159e27f4	43	printf("\r\n--HCED* &m_pool[m_pos]= %p--\r\n", &m_pool[m_pos]);
darran	0:ac21159e27f4	44	while( ( ((uint32_t)&m_pool[m_pos]) & 0xF ) != 0 )
darran	0:ac21159e27f4	45	{
darran	0:ac21159e27f4	46	m_pos++;
darran	0:ac21159e27f4	47	}
darran	0:ac21159e27f4	48	HCED* pEd = (HCED*) &m_pool[m_pos];
darran	0:ac21159e27f4	49	m_pos += sizeof(HCED);
darran	0:ac21159e27f4	50	printf("\r\n--HCED* pEd = %p--\r\n", pEd);
darran	0:ac21159e27f4	51	return pEd;
darran	0:ac21159e27f4	52	}
darran	0:ac21159e27f4	53
darran	0:ac21159e27f4	54	TdPool::TdPool(int size) : m_pos(0)
darran	0:ac21159e27f4	55	{
darran	0:ac21159e27f4	56	m_pool = new uint8_t[2size0x10];
darran	0:ac21159e27f4	57	printf("\r\n--HCTD* m_pool= %p of size %d--\r\n", m_pool, 2size0x10);
darran	0:ac21159e27f4	58	}
darran	0:ac21159e27f4	59
darran	0:ac21159e27f4	60	TdPool::~TdPool()
darran	0:ac21159e27f4	61	{
darran	0:ac21159e27f4	62	printf("\r\n--~EdPool()--\r\n");
darran	0:ac21159e27f4	63	delete[] m_pool;
darran	0:ac21159e27f4	64	}
darran	0:ac21159e27f4	65
darran	0:ac21159e27f4	66	HCTD* TdPool::get()
darran	0:ac21159e27f4	67	{
darran	0:ac21159e27f4	68	printf("\r\n--HCTD* &m_pool[m_pos]= %p--\r\n", &m_pool[m_pos]);
darran	0:ac21159e27f4	69	while( ( ((uint32_t)&m_pool[m_pos]) & 0xF ) != 0 )
darran	0:ac21159e27f4	70	{
darran	0:ac21159e27f4	71	m_pos++;
darran	0:ac21159e27f4	72	}
darran	0:ac21159e27f4	73	HCTD* pTd = (HCTD*) &m_pool[m_pos];
darran	0:ac21159e27f4	74	m_pos += sizeof(HCTD);
darran	0:ac21159e27f4	75	printf("\r\n--HCTD* pTd = %p--\r\n", pTd);
darran	0:ac21159e27f4	76	return pTd;
darran	0:ac21159e27f4	77	}
darran	0:ac21159e27f4	78	//uint8_t TdPool::pool[160x10]={0};//Ok for 2 Eps (2(2Tds/Ep*2Eps))
darran	0:ac21159e27f4	79	//int TdPool::pos = 0;
darran	0:ac21159e27f4	80
darran	0:ac21159e27f4	81	extern volatile HCED* EDBulkHead;
darran	0:ac21159e27f4	82	//volatile HCED* UsbEndpoint::m_pNextEd = NULL;
darran	0:ac21159e27f4	83
darran	0:ac21159e27f4	84	UsbEndpoint::UsbEndpoint( /* UsbDevice, / uint8_t ep, bool dir, uint16_t size ) : m_edPool(1), m_tdPool(2), m_done(true), m_len(0), m_pBufStartPtr(NULL)
darran	0:ac21159e27f4	85	{
darran	0:ac21159e27f4	86	#if 1
darran	0:ac21159e27f4	87
darran	0:ac21159e27f4	88	m_pEd = m_edPool.get();
darran	0:ac21159e27f4	89
darran	0:ac21159e27f4	90	#else
darran	0:ac21159e27f4	91	if(m_pNextEd == NULL)
darran	0:ac21159e27f4	92	{
darran	0:ac21159e27f4	93	m_pNextEd = EDBulkHead;
darran	0:ac21159e27f4	94	//printf("\r\n--m_pEd = %p < EDBulkHead = %p --\r\n", m_pEd, EDBulkHead);
darran	0:ac21159e27f4	95	}
darran	0:ac21159e27f4	96
darran	0:ac21159e27f4	97	printf("\r\n--Ep Inst--\r\n");
darran	0:ac21159e27f4	98	m_pEd = /new HCED(); // /m_pNextEd;
darran	0:ac21159e27f4	99
darran	0:ac21159e27f4	100	//printf("\r\n--m_pNextEd = %p--\r\n", m_pNextEd);
darran	0:ac21159e27f4	101	m_pNextEd += 1; //TODO: Avail mem check
darran	0:ac21159e27f4	102	//printf("\r\n--m_pNextEd = %p--\r\n", m_pNextEd);
darran	0:ac21159e27f4	103	#endif
darran	0:ac21159e27f4	104
darran	0:ac21159e27f4	105	m_pTdHead = m_tdPool.get();//new HCTD();
darran	0:ac21159e27f4	106	m_pTdTail = m_tdPool.get();//new HCTD();
darran	0:ac21159e27f4	107
darran	0:ac21159e27f4	108	printf("\r\n--m_pEd = %p--\r\n", m_pEd);
darran	0:ac21159e27f4	109
darran	0:ac21159e27f4	110	//Init Ed & Td
darran	0:ac21159e27f4	111	printf("\r\n--Ep Init--\r\n");
darran	0:ac21159e27f4	112	Host_EDInit(m_pEd);
darran	0:ac21159e27f4	113	printf("\r\n--Td Init--\r\n");
darran	0:ac21159e27f4	114	Host_TDInit(m_pTdHead);
darran	0:ac21159e27f4	115	Host_TDInit(m_pTdTail);
darran	0:ac21159e27f4	116
darran	0:ac21159e27f4	117	//Setup Ed
darran	0:ac21159e27f4	118	printf("\r\n--Ep Setup--\r\n");
darran	0:ac21159e27f4	119	m_pEd->Control = 1 \| /* USB address */ //FIXME: Device Id
darran	0:ac21159e27f4	120	((ep & 0x7F) << 7) \| /* Endpoint address */
darran	0:ac21159e27f4	121	((dir?2:1) << 11) \| /* direction : Out = 1, 2 = In */
darran	0:ac21159e27f4	122	(size << 16); /* MaxPkt Size */
darran	0:ac21159e27f4	123
darran	0:ac21159e27f4	124	m_dir = dir;
darran	0:ac21159e27f4	125
darran	0:ac21159e27f4	126	m_pEd->TailTd = m_pEd->HeadTd = (USB_INT32U) m_pTdTail; //Empty TD list
darran	0:ac21159e27f4	127
darran	0:ac21159e27f4	128	printf("\r\n--Ep Reg--\r\n");
darran	0:ac21159e27f4	129	//Append Ed to bulk Ep list
darran	0:ac21159e27f4	130	#if 1
darran	0:ac21159e27f4	131	volatile HCED* prevEd = (volatile HCED*) LPC_USB->HcBulkHeadED;
darran	0:ac21159e27f4	132	m_pEd->Next = (USB_INT32U) prevEd;
darran	0:ac21159e27f4	133	LPC_USB->HcBulkHeadED = (USB_INT32U) m_pEd;
darran	0:ac21159e27f4	134	#else
darran	0:ac21159e27f4	135	if( LPC_USB->HcBulkHeadED == 0 )
darran	0:ac21159e27f4	136	{
darran	0:ac21159e27f4	137	LPC_USB->HcBulkHeadED = (USB_INT32U)m_pEd;
darran	0:ac21159e27f4	138	printf("\r\n--Bulk head--\r\n");
darran	0:ac21159e27f4	139	}
darran	0:ac21159e27f4	140	else
darran	0:ac21159e27f4	141	{
darran	0:ac21159e27f4	142	volatile HCED* prevEd = (volatile HCED*) LPC_USB->HcBulkHeadED;
darran	0:ac21159e27f4	143	while(prevEd->Next)
darran	0:ac21159e27f4	144	{
darran	0:ac21159e27f4	145	prevEd = (volatile HCED*) prevEd->Next;
darran	0:ac21159e27f4	146	}
darran	0:ac21159e27f4	147	printf("\r\n--Appended to ep list (prevEd = %p)--\r\n", prevEd);
darran	0:ac21159e27f4	148	prevEd->Next = (USB_INT32U) m_pEd;
darran	0:ac21159e27f4	149	}
darran	0:ac21159e27f4	150	#endif
darran	0:ac21159e27f4	151	/*
darran	0:ac21159e27f4	152	printf("\r\n--Writing config reg--\r\n");
darran	0:ac21159e27f4	153	LPC_USB->HcCommandStatus = LPC_USB->HcCommandStatus \| OR_CMD_STATUS_BLF;
darran	0:ac21159e27f4	154	LPC_USB->HcControl = LPC_USB->HcControl \| OR_CONTROL_BLE;
darran	0:ac21159e27f4	155	*/
darran	0:ac21159e27f4	156	}
darran	0:ac21159e27f4	157
darran	0:ac21159e27f4	158	UsbEndpoint::~UsbEndpoint()
darran	0:ac21159e27f4	159	{
darran	0:ac21159e27f4	160	m_pEd->Control \|= ED_SKIP; //Skip this Ep in queue
darran	0:ac21159e27f4	161
darran	0:ac21159e27f4	162	//Remove from queue
darran	0:ac21159e27f4	163	if( LPC_USB->HcBulkHeadED == (USB_INT32U) m_pEd )
darran	0:ac21159e27f4	164	{
darran	0:ac21159e27f4	165	LPC_USB->HcBulkHeadED = m_pEd->Next;
darran	0:ac21159e27f4	166	}
darran	0:ac21159e27f4	167	else
darran	0:ac21159e27f4	168	{
darran	0:ac21159e27f4	169	volatile HCED* prevEd = (volatile HCED*) LPC_USB->HcBulkHeadED;
darran	0:ac21159e27f4	170	while( prevEd->Next != (USB_INT32U) m_pEd )
darran	0:ac21159e27f4	171	{
darran	0:ac21159e27f4	172	prevEd = (volatile HCED*) prevEd->Next;
darran	0:ac21159e27f4	173	}
darran	0:ac21159e27f4	174	prevEd->Next = m_pEd->Next;
darran	0:ac21159e27f4	175	}
darran	0:ac21159e27f4	176
darran	0:ac21159e27f4	177	if( LPC_USB->HcBulkCurrentED == (USB_INT32U) m_pEd )
darran	0:ac21159e27f4	178	{
darran	0:ac21159e27f4	179	LPC_USB->HcBulkCurrentED = 0;
darran	0:ac21159e27f4	180	}
darran	0:ac21159e27f4	181
darran	0:ac21159e27f4	182
darran	0:ac21159e27f4	183	#if 0 //NO WAY! Owned by pool!!!
darran	0:ac21159e27f4	184	delete m_pEd;
darran	0:ac21159e27f4	185	delete m_pTdHead;
darran	0:ac21159e27f4	186	delete m_pTdTail;
darran	0:ac21159e27f4	187	#endif
darran	0:ac21159e27f4	188	}
darran	0:ac21159e27f4	189
darran	0:ac21159e27f4	190	RC UsbEndpoint::transfer(volatile uint8_t* buf, uint32_t len)
darran	0:ac21159e27f4	191	{
darran	0:ac21159e27f4	192	if(!m_done)
darran	0:ac21159e27f4	193	return ERR_TD_FAIL;
darran	0:ac21159e27f4	194	volatile USB_INT32U token = (m_dir?TD_IN:TD_OUT);
darran	0:ac21159e27f4	195	//printf("\r\n--m_pEd->HeadTd = %16x, m_pTdHead = %16x, m_pEd->TailTd = %16x, m_pTdTail = %16x--\r\n",m_pEd->HeadTd,(USB_INT32U)m_pTdHead,m_pEd->TailTd,(USB_INT32U)m_pTdTail);
darran	0:ac21159e27f4	196
darran	0:ac21159e27f4	197	//Swap Tds
darran	0:ac21159e27f4	198	//printf("\r\n--Swap Tds--\r\n");
darran	0:ac21159e27f4	199	volatile HCTD* pTdSwap;
darran	0:ac21159e27f4	200	pTdSwap = m_pTdTail;
darran	0:ac21159e27f4	201	m_pTdTail = m_pTdHead;
darran	0:ac21159e27f4	202	m_pTdHead = pTdSwap;
darran	0:ac21159e27f4	203
darran	0:ac21159e27f4	204
darran	0:ac21159e27f4	205	// printf("\r\n--m_pEd->HeadTd = %16x, m_pTdHead = %16x, m_pEd->TailTd = %16x, m_pTdTail = %16x--\r\n",m_pEd->HeadTd,(USB_INT32U)m_pTdHead,m_pEd->TailTd,(USB_INT32U)m_pTdTail);
darran	0:ac21159e27f4	206
darran	0:ac21159e27f4	207	// printf("\r\n--Tds setup--\r\n");
darran	0:ac21159e27f4	208	m_pTdHead->Control = (TD_ROUNDING \|
darran	0:ac21159e27f4	209	token \|
darran	0:ac21159e27f4	210	// TD_DELAY_INT(0) \|
darran	0:ac21159e27f4	211	TD_DELAY_INT(7) \|
darran	0:ac21159e27f4	212	TD_CC);
darran	0:ac21159e27f4	213	m_pTdTail->Control = 0;
darran	0:ac21159e27f4	214	m_pTdHead->CurrBufPtr = (USB_INT32U) buf;
darran	0:ac21159e27f4	215	m_pBufStartPtr = buf;
darran	0:ac21159e27f4	216	m_pTdTail->CurrBufPtr = 0;
darran	0:ac21159e27f4	217	m_pTdHead->Next = (USB_INT32U) m_pTdTail;
darran	0:ac21159e27f4	218	m_pTdTail->Next = 0;
darran	0:ac21159e27f4	219	m_pTdHead->BufEnd = (USB_INT32U)(buf + (len - 1));
darran	0:ac21159e27f4	220	m_pTdTail->BufEnd = 0;
darran	0:ac21159e27f4	221
darran	0:ac21159e27f4	222	// printf("\r\n--Ed setup--\r\n");
darran	0:ac21159e27f4	223	// m_pEd->HeadTd = (USB_INT32U)m_pTdHead \| ((m_pEd->HeadTd) & 0x00000002);
darran	0:ac21159e27f4	224	m_pEd->HeadTd = (USB_INT32U)m_pTdHead \| ((m_pEd->HeadTd) & 0x00000002); //Carry bit
darran	0:ac21159e27f4	225	m_pEd->TailTd = (USB_INT32U)m_pTdTail;
darran	0:ac21159e27f4	226	/*
darran	0:ac21159e27f4	227	printf("\r\n--Swap Tds--\r\n");
darran	0:ac21159e27f4	228	volatile HCTD* pTdSwap;
darran	0:ac21159e27f4	229	pTdSwap = m_pTdTail;
darran	0:ac21159e27f4	230	m_pTdTail = m_pTdHead;
darran	0:ac21159e27f4	231	m_pTdHead = pTdSwap;
darran	0:ac21159e27f4	232	*/
darran	0:ac21159e27f4	233	// ed->Next = 0;
darran	0:ac21159e27f4	234
darran	0:ac21159e27f4	235	//printf("\r\n--m_pEd->HeadTd = %16x, m_pTdHead = %16x, m_pEd->TailTd = %16x, m_pTdTail = %16x--\r\n",m_pEd->HeadTd,(USB_INT32U)m_pTdHead,m_pEd->TailTd,(USB_INT32U)m_pTdTail);
darran	0:ac21159e27f4	236
darran	0:ac21159e27f4	237	// printf("\r\n--Writing config reg--\r\n");
darran	0:ac21159e27f4	238	LPC_USB->HcCommandStatus = LPC_USB->HcCommandStatus \| OR_CMD_STATUS_BLF;
darran	0:ac21159e27f4	239	LPC_USB->HcControl = LPC_USB->HcControl \| OR_CONTROL_BLE;
darran	0:ac21159e27f4	240
darran	0:ac21159e27f4	241	// printf("\r\n--Processing queue--\r\n");
darran	0:ac21159e27f4	242	// __WFI();
darran	0:ac21159e27f4	243	m_done = false;
darran	0:ac21159e27f4	244	m_len = len;
darran	0:ac21159e27f4	245	return PROCESSING;
darran	0:ac21159e27f4	246
darran	0:ac21159e27f4	247	}
darran	0:ac21159e27f4	248
darran	0:ac21159e27f4	249	RC UsbEndpoint::status()
darran	0:ac21159e27f4	250	{
darran	0:ac21159e27f4	251	if( m_done )
darran	0:ac21159e27f4	252	{
darran	0:ac21159e27f4	253	return OK;
darran	0:ac21159e27f4	254	}
darran	0:ac21159e27f4	255	//volatile HCTD* pTd = (volatile HCTD*) m_pEd->HeadTd;
darran	0:ac21159e27f4	256	//printf("\r\nm_pTdHead->CurrBufPtr = %16x", m_pTdHead->CurrBufPtr);
darran	0:ac21159e27f4	257	//printf("\r\n--m_pEd->HeadTd = %16x, m_pTdHead = %16x, m_pEd->TailTd = %16x, m_pTdTail = %16x--\r\n",m_pEd->HeadTd,(USB_INT32U)m_pTdHead,m_pEd->TailTd,(USB_INT32U)m_pTdTail);
darran	0:ac21159e27f4	258	//if( pTd->CurrBufPtr == 0 /m_pEd->HeadTd != (USB_INT32U)m_pTdHead//m_pEd->HeadTd == (USB_INT32U)m_pTdTail/) //Empty queue
darran	0:ac21159e27f4	259	else if( (m_pEd->HeadTd & ~0xF) == (USB_INT32U) m_pTdTail )
darran	0:ac21159e27f4	260	{
darran	0:ac21159e27f4	261	//Done
darran	0:ac21159e27f4	262	//printf("\r\n--m_pEd->HeadTd = %16x, m_pTdHead = %16x, m_pEd->TailTd = %16x, m_pTdTail = %16x--\r\n",m_pEd->HeadTd,(USB_INT32U)m_pTdHead,m_pEd->TailTd,(USB_INT32U)m_pTdTail);
darran	0:ac21159e27f4	263	int len;
darran	0:ac21159e27f4	264	if(m_pTdHead->CurrBufPtr)
darran	0:ac21159e27f4	265	len = m_pTdHead->CurrBufPtr - (USB_INT32U)m_pBufStartPtr; //Does not work properly, packet might have been discarded
darran	0:ac21159e27f4	266	else
darran	0:ac21159e27f4	267	len = m_len;
darran	0:ac21159e27f4	268	// printf("\r\nDone w/ len = %d (m_pTdHead->CurrBufPtr=%16x)\r\n", len, m_pTdHead->CurrBufPtr);
darran	0:ac21159e27f4	269	if(len == 0) //Packet transfered completely
darran	0:ac21159e27f4	270	len = m_len;
darran	0:ac21159e27f4	271	//Host_TDInit(m_pTdTail);
darran	0:ac21159e27f4	272	//m_pEd->TailTd = m_pEd->HeadTd = (USB_INT32U) m_pTdTail; //Empty TD list
darran	0:ac21159e27f4	273
darran	0:ac21159e27f4	274	// printf("\r\n--Writing config reg--\r\n");
darran	0:ac21159e27f4	275	//LPC_USB->HcCommandStatus = LPC_USB->HcCommandStatus \| OR_CMD_STATUS_BLF;
darran	0:ac21159e27f4	276	//LPC_USB->HcControl = LPC_USB->HcControl \| OR_CONTROL_BLE;
darran	0:ac21159e27f4	277
darran	0:ac21159e27f4	278	m_done = true;
darran	0:ac21159e27f4	279	return len;
darran	0:ac21159e27f4	280	//return OK;
darran	0:ac21159e27f4	281	}
darran	0:ac21159e27f4	282	else if( m_pEd->HeadTd & 0x1 )
darran	0:ac21159e27f4	283	{
darran	0:ac21159e27f4	284	printf("\r\nHALTED!!\r\n");
darran	0:ac21159e27f4	285	return ERR_TD_FAIL;
darran	0:ac21159e27f4	286	}
darran	0:ac21159e27f4	287	else
darran	0:ac21159e27f4	288	{
darran	0:ac21159e27f4	289	// wait(1);
darran	0:ac21159e27f4	290	return PROCESSING;
darran	0:ac21159e27f4	291	}
darran	0:ac21159e27f4	292	}
darran	0:ac21159e27f4	293
darran	0:ac21159e27f4	294	#endif

Repository toolbox

Export to desktop IDE

Build repository

Repository details

Type:	Program
Mbed OS support:	Mbed 2 deprecated
Created:	02 Jul 2010
Imports:	2
Forks:	0
Commits:	1
Dependents:	0
Dependencies:	1
Followers:	1

drv/usb/UsbEndpoint.cpp@0:ac21159e27f4, 2010-07-02 (annotated)

Who changed what in which revision?

Repository toolbox

Repository details

Important Information for this Arm website

Access Warning