Ben Katz / mbed-dev_spine

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Dependents:   SPIne CH_Communicatuin_Test CH_Communicatuin_Test2 MCP_SPIne ... more

Fork of mbed-dev-f303 by Ben Katz

targets/TARGET_STM/TARGET_STM32F7/device/stm32f7xx_hal_sram.c@168:9672193075cf, 2017-07-06 (annotated)

Committer:
AnnaBridge
Date:
Thu Jul 06 15:42:05 2017 +0100
Revision:
168:9672193075cf
Parent:
161:2cc1468da177 
This updates the lib to the mbed lib v 146

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 144:ef7eb2e8f9f7 1 /**
<> 144:ef7eb2e8f9f7 2 ******************************************************************************
<> 144:ef7eb2e8f9f7 3 * @file stm32f7xx_hal_sram.c
<> 144:ef7eb2e8f9f7 4 * @author MCD Application Team
AnnaBridge 168:9672193075cf 5 * @version V1.2.2
AnnaBridge 168:9672193075cf 6 * @date 14-April-2017
<> 144:ef7eb2e8f9f7 7 * @brief SRAM HAL module driver.
<> 144:ef7eb2e8f9f7 8 * This file provides a generic firmware to drive SRAM memories
<> 144:ef7eb2e8f9f7 9 * mounted as external device.
<> 144:ef7eb2e8f9f7 10 *
<> 144:ef7eb2e8f9f7 11 @verbatim
<> 144:ef7eb2e8f9f7 12 ==============================================================================
<> 144:ef7eb2e8f9f7 13 ##### How to use this driver #####
<> 144:ef7eb2e8f9f7 14 ==============================================================================
<> 144:ef7eb2e8f9f7 15 [..]
<> 144:ef7eb2e8f9f7 16 This driver is a generic layered driver which contains a set of APIs used to
<> 144:ef7eb2e8f9f7 17 control SRAM memories. It uses the FMC layer functions to interface
<> 144:ef7eb2e8f9f7 18 with SRAM devices.
<> 144:ef7eb2e8f9f7 19 The following sequence should be followed to configure the FMC to interface
<> 144:ef7eb2e8f9f7 20 with SRAM/PSRAM memories:
<> 144:ef7eb2e8f9f7 21
<> 144:ef7eb2e8f9f7 22 (#) Declare a SRAM_HandleTypeDef handle structure, for example:
<> 144:ef7eb2e8f9f7 23 SRAM_HandleTypeDef hsram; and:
<> 144:ef7eb2e8f9f7 24
<> 144:ef7eb2e8f9f7 25 (++) Fill the SRAM_HandleTypeDef handle "Init" field with the allowed
<> 144:ef7eb2e8f9f7 26 values of the structure member.
<> 144:ef7eb2e8f9f7 27
<> 144:ef7eb2e8f9f7 28 (++) Fill the SRAM_HandleTypeDef handle "Instance" field with a predefined
<> 144:ef7eb2e8f9f7 29 base register instance for NOR or SRAM device
<> 144:ef7eb2e8f9f7 30
<> 144:ef7eb2e8f9f7 31 (++) Fill the SRAM_HandleTypeDef handle "Extended" field with a predefined
<> 144:ef7eb2e8f9f7 32 base register instance for NOR or SRAM extended mode
<> 144:ef7eb2e8f9f7 33
<> 144:ef7eb2e8f9f7 34 (#) Declare two FMC_NORSRAM_TimingTypeDef structures, for both normal and extended
<> 144:ef7eb2e8f9f7 35 mode timings; for example:
<> 144:ef7eb2e8f9f7 36 FMC_NORSRAM_TimingTypeDef Timing and FMC_NORSRAM_TimingTypeDef ExTiming;
<> 144:ef7eb2e8f9f7 37 and fill its fields with the allowed values of the structure member.
<> 144:ef7eb2e8f9f7 38
<> 144:ef7eb2e8f9f7 39 (#) Initialize the SRAM Controller by calling the function HAL_SRAM_Init(). This function
<> 144:ef7eb2e8f9f7 40 performs the following sequence:
<> 144:ef7eb2e8f9f7 41
<> 144:ef7eb2e8f9f7 42 (##) MSP hardware layer configuration using the function HAL_SRAM_MspInit()
<> 144:ef7eb2e8f9f7 43 (##) Control register configuration using the FMC NORSRAM interface function
<> 144:ef7eb2e8f9f7 44 FMC_NORSRAM_Init()
<> 144:ef7eb2e8f9f7 45 (##) Timing register configuration using the FMC NORSRAM interface function
<> 144:ef7eb2e8f9f7 46 FMC_NORSRAM_Timing_Init()
<> 144:ef7eb2e8f9f7 47 (##) Extended mode Timing register configuration using the FMC NORSRAM interface function
<> 144:ef7eb2e8f9f7 48 FMC_NORSRAM_Extended_Timing_Init()
<> 144:ef7eb2e8f9f7 49 (##) Enable the SRAM device using the macro __FMC_NORSRAM_ENABLE()
<> 144:ef7eb2e8f9f7 50
<> 144:ef7eb2e8f9f7 51 (#) At this stage you can perform read/write accesses from/to the memory connected
<> 144:ef7eb2e8f9f7 52 to the NOR/SRAM Bank. You can perform either polling or DMA transfer using the
<> 144:ef7eb2e8f9f7 53 following APIs:
<> 144:ef7eb2e8f9f7 54 (++) HAL_SRAM_Read()/HAL_SRAM_Write() for polling read/write access
<> 144:ef7eb2e8f9f7 55 (++) HAL_SRAM_Read_DMA()/HAL_SRAM_Write_DMA() for DMA read/write transfer
<> 144:ef7eb2e8f9f7 56
<> 144:ef7eb2e8f9f7 57 (#) You can also control the SRAM device by calling the control APIs HAL_SRAM_WriteOperation_Enable()/
<> 144:ef7eb2e8f9f7 58 HAL_SRAM_WriteOperation_Disable() to respectively enable/disable the SRAM write operation
<> 144:ef7eb2e8f9f7 59
<> 144:ef7eb2e8f9f7 60 (#) You can continuously monitor the SRAM device HAL state by calling the function
<> 144:ef7eb2e8f9f7 61 HAL_SRAM_GetState()
<> 144:ef7eb2e8f9f7 62
<> 144:ef7eb2e8f9f7 63 @endverbatim
<> 144:ef7eb2e8f9f7 64 ******************************************************************************
<> 144:ef7eb2e8f9f7 65 * @attention
<> 144:ef7eb2e8f9f7 66 *
AnnaBridge 168:9672193075cf 67 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<> 144:ef7eb2e8f9f7 68 *
<> 144:ef7eb2e8f9f7 69 * Redistribution and use in source and binary forms, with or without modification,
<> 144:ef7eb2e8f9f7 70 * are permitted provided that the following conditions are met:
<> 144:ef7eb2e8f9f7 71 * 1. Redistributions of source code must retain the above copyright notice,
<> 144:ef7eb2e8f9f7 72 * this list of conditions and the following disclaimer.
<> 144:ef7eb2e8f9f7 73 * 2. Redistributions in binary form must reproduce the above copyright notice,
<> 144:ef7eb2e8f9f7 74 * this list of conditions and the following disclaimer in the documentation
<> 144:ef7eb2e8f9f7 75 * and/or other materials provided with the distribution.
<> 144:ef7eb2e8f9f7 76 * 3. Neither the name of STMicroelectronics nor the names of its contributors
<> 144:ef7eb2e8f9f7 77 * may be used to endorse or promote products derived from this software
<> 144:ef7eb2e8f9f7 78 * without specific prior written permission.
<> 144:ef7eb2e8f9f7 79 *
<> 144:ef7eb2e8f9f7 80 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
<> 144:ef7eb2e8f9f7 81 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<> 144:ef7eb2e8f9f7 82 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
<> 144:ef7eb2e8f9f7 83 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
<> 144:ef7eb2e8f9f7 84 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
<> 144:ef7eb2e8f9f7 85 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
<> 144:ef7eb2e8f9f7 86 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
<> 144:ef7eb2e8f9f7 87 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
<> 144:ef7eb2e8f9f7 88 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
<> 144:ef7eb2e8f9f7 89 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
<> 144:ef7eb2e8f9f7 90 *
<> 144:ef7eb2e8f9f7 91 ******************************************************************************
<> 144:ef7eb2e8f9f7 92 */
<> 144:ef7eb2e8f9f7 93
<> 144:ef7eb2e8f9f7 94 /* Includes ------------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 95 #include "stm32f7xx_hal.h"
<> 144:ef7eb2e8f9f7 96
<> 144:ef7eb2e8f9f7 97 /** @addtogroup STM32F7xx_HAL_Driver
<> 144:ef7eb2e8f9f7 98 * @{
<> 144:ef7eb2e8f9f7 99 */
<> 144:ef7eb2e8f9f7 100
<> 144:ef7eb2e8f9f7 101 /** @defgroup SRAM SRAM
<> 144:ef7eb2e8f9f7 102 * @brief SRAM driver modules
<> 144:ef7eb2e8f9f7 103 * @{
<> 144:ef7eb2e8f9f7 104 */
<> 144:ef7eb2e8f9f7 105 #ifdef HAL_SRAM_MODULE_ENABLED
<> 144:ef7eb2e8f9f7 106 /* Private typedef -----------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 107 /* Private define ------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 108 /* Private macro -------------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 109 /* Private variables ---------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 110 /* Private function prototypes -----------------------------------------------*/
<> 144:ef7eb2e8f9f7 111 /* Exported functions --------------------------------------------------------*/
<> 144:ef7eb2e8f9f7 112
<> 144:ef7eb2e8f9f7 113 /** @defgroup SRAM_Exported_Functions SRAM Exported Functions
<> 144:ef7eb2e8f9f7 114 * @{
<> 144:ef7eb2e8f9f7 115 */
<> 144:ef7eb2e8f9f7 116
<> 144:ef7eb2e8f9f7 117 /** @defgroup SRAM_Exported_Functions_Group1 Initialization and de-initialization functions
<> 144:ef7eb2e8f9f7 118 * @brief Initialization and Configuration functions.
<> 144:ef7eb2e8f9f7 119 *
<> 144:ef7eb2e8f9f7 120 @verbatim
<> 144:ef7eb2e8f9f7 121 ==============================================================================
<> 144:ef7eb2e8f9f7 122 ##### SRAM Initialization and de_initialization functions #####
<> 144:ef7eb2e8f9f7 123 ==============================================================================
<> 144:ef7eb2e8f9f7 124 [..] This section provides functions allowing to initialize/de-initialize
<> 144:ef7eb2e8f9f7 125 the SRAM memory
<> 144:ef7eb2e8f9f7 126
<> 144:ef7eb2e8f9f7 127 @endverbatim
<> 144:ef7eb2e8f9f7 128 * @{
<> 144:ef7eb2e8f9f7 129 */
<> 144:ef7eb2e8f9f7 130
<> 144:ef7eb2e8f9f7 131 /**
<> 144:ef7eb2e8f9f7 132 * @brief Performs the SRAM device initialization sequence
<> 144:ef7eb2e8f9f7 133 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 134 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 135 * @param Timing: Pointer to SRAM control timing structure
<> 144:ef7eb2e8f9f7 136 * @param ExtTiming: Pointer to SRAM extended mode timing structure
<> 144:ef7eb2e8f9f7 137 * @retval HAL status
<> 144:ef7eb2e8f9f7 138 */
<> 144:ef7eb2e8f9f7 139 HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
<> 144:ef7eb2e8f9f7 140 {
<> 144:ef7eb2e8f9f7 141 /* Check the SRAM handle parameter */
<> 144:ef7eb2e8f9f7 142 if(hsram == NULL)
<> 144:ef7eb2e8f9f7 143 {
<> 144:ef7eb2e8f9f7 144 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 145 }
<> 144:ef7eb2e8f9f7 146
<> 144:ef7eb2e8f9f7 147 if(hsram->State == HAL_SRAM_STATE_RESET)
<> 144:ef7eb2e8f9f7 148 {
<> 144:ef7eb2e8f9f7 149 /* Allocate lock resource and initialize it */
<> 144:ef7eb2e8f9f7 150 hsram->Lock = HAL_UNLOCKED;
<> 144:ef7eb2e8f9f7 151 /* Initialize the low level hardware (MSP) */
<> 144:ef7eb2e8f9f7 152 HAL_SRAM_MspInit(hsram);
<> 144:ef7eb2e8f9f7 153 }
<> 144:ef7eb2e8f9f7 154
<> 144:ef7eb2e8f9f7 155 /* Initialize SRAM control Interface */
<> 144:ef7eb2e8f9f7 156 FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
<> 144:ef7eb2e8f9f7 157
<> 144:ef7eb2e8f9f7 158 /* Initialize SRAM timing Interface */
<> 144:ef7eb2e8f9f7 159 FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
<> 144:ef7eb2e8f9f7 160
<> 144:ef7eb2e8f9f7 161 /* Initialize SRAM extended mode timing Interface */
<> 144:ef7eb2e8f9f7 162 FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank, hsram->Init.ExtendedMode);
<> 144:ef7eb2e8f9f7 163
<> 144:ef7eb2e8f9f7 164 /* Enable the NORSRAM device */
<> 144:ef7eb2e8f9f7 165 __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
<> 144:ef7eb2e8f9f7 166
<> 144:ef7eb2e8f9f7 167 return HAL_OK;
<> 144:ef7eb2e8f9f7 168 }
<> 144:ef7eb2e8f9f7 169
<> 144:ef7eb2e8f9f7 170 /**
<> 144:ef7eb2e8f9f7 171 * @brief Performs the SRAM device De-initialization sequence.
<> 144:ef7eb2e8f9f7 172 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 173 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 174 * @retval HAL status
<> 144:ef7eb2e8f9f7 175 */
<> 144:ef7eb2e8f9f7 176 HAL_StatusTypeDef HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
<> 144:ef7eb2e8f9f7 177 {
<> 144:ef7eb2e8f9f7 178 /* De-Initialize the low level hardware (MSP) */
<> 144:ef7eb2e8f9f7 179 HAL_SRAM_MspDeInit(hsram);
<> 144:ef7eb2e8f9f7 180
<> 144:ef7eb2e8f9f7 181 /* Configure the SRAM registers with their reset values */
<> 144:ef7eb2e8f9f7 182 FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
<> 144:ef7eb2e8f9f7 183
<> 144:ef7eb2e8f9f7 184 hsram->State = HAL_SRAM_STATE_RESET;
<> 144:ef7eb2e8f9f7 185
<> 144:ef7eb2e8f9f7 186 /* Release Lock */
<> 144:ef7eb2e8f9f7 187 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 188
<> 144:ef7eb2e8f9f7 189 return HAL_OK;
<> 144:ef7eb2e8f9f7 190 }
<> 144:ef7eb2e8f9f7 191
<> 144:ef7eb2e8f9f7 192 /**
<> 144:ef7eb2e8f9f7 193 * @brief SRAM MSP Init.
<> 144:ef7eb2e8f9f7 194 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 195 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 196 * @retval None
<> 144:ef7eb2e8f9f7 197 */
<> 144:ef7eb2e8f9f7 198 __weak void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram)
<> 144:ef7eb2e8f9f7 199 {
<> 144:ef7eb2e8f9f7 200 /* Prevent unused argument(s) compilation warning */
<> 144:ef7eb2e8f9f7 201 UNUSED(hsram);
<> 144:ef7eb2e8f9f7 202
<> 144:ef7eb2e8f9f7 203 /* NOTE : This function Should not be modified, when the callback is needed,
<> 144:ef7eb2e8f9f7 204 the HAL_SRAM_MspInit could be implemented in the user file
<> 144:ef7eb2e8f9f7 205 */
<> 144:ef7eb2e8f9f7 206 }
<> 144:ef7eb2e8f9f7 207
<> 144:ef7eb2e8f9f7 208 /**
<> 144:ef7eb2e8f9f7 209 * @brief SRAM MSP DeInit.
<> 144:ef7eb2e8f9f7 210 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 211 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 212 * @retval None
<> 144:ef7eb2e8f9f7 213 */
<> 144:ef7eb2e8f9f7 214 __weak void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram)
<> 144:ef7eb2e8f9f7 215 {
<> 144:ef7eb2e8f9f7 216 /* Prevent unused argument(s) compilation warning */
<> 144:ef7eb2e8f9f7 217 UNUSED(hsram);
<> 144:ef7eb2e8f9f7 218
<> 144:ef7eb2e8f9f7 219 /* NOTE : This function Should not be modified, when the callback is needed,
<> 144:ef7eb2e8f9f7 220 the HAL_SRAM_MspDeInit could be implemented in the user file
<> 144:ef7eb2e8f9f7 221 */
<> 144:ef7eb2e8f9f7 222 }
<> 144:ef7eb2e8f9f7 223
<> 144:ef7eb2e8f9f7 224 /**
<> 144:ef7eb2e8f9f7 225 * @brief DMA transfer complete callback.
<> 144:ef7eb2e8f9f7 226 * @param hdma: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 227 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 228 * @retval None
<> 144:ef7eb2e8f9f7 229 */
<> 144:ef7eb2e8f9f7 230 __weak void HAL_SRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
<> 144:ef7eb2e8f9f7 231 {
<> 144:ef7eb2e8f9f7 232 /* Prevent unused argument(s) compilation warning */
<> 144:ef7eb2e8f9f7 233 UNUSED(hdma);
<> 144:ef7eb2e8f9f7 234
<> 144:ef7eb2e8f9f7 235 /* NOTE : This function Should not be modified, when the callback is needed,
<> 144:ef7eb2e8f9f7 236 the HAL_SRAM_DMA_XferCpltCallback could be implemented in the user file
<> 144:ef7eb2e8f9f7 237 */
<> 144:ef7eb2e8f9f7 238 }
<> 144:ef7eb2e8f9f7 239
<> 144:ef7eb2e8f9f7 240 /**
<> 144:ef7eb2e8f9f7 241 * @brief DMA transfer complete error callback.
<> 144:ef7eb2e8f9f7 242 * @param hdma: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 243 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 244 * @retval None
<> 144:ef7eb2e8f9f7 245 */
<> 144:ef7eb2e8f9f7 246 __weak void HAL_SRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)
<> 144:ef7eb2e8f9f7 247 {
<> 144:ef7eb2e8f9f7 248 /* Prevent unused argument(s) compilation warning */
<> 144:ef7eb2e8f9f7 249 UNUSED(hdma);
<> 144:ef7eb2e8f9f7 250
<> 144:ef7eb2e8f9f7 251 /* NOTE : This function Should not be modified, when the callback is needed,
<> 144:ef7eb2e8f9f7 252 the HAL_SRAM_DMA_XferErrorCallback could be implemented in the user file
<> 144:ef7eb2e8f9f7 253 */
<> 144:ef7eb2e8f9f7 254 }
<> 144:ef7eb2e8f9f7 255
<> 144:ef7eb2e8f9f7 256 /**
<> 144:ef7eb2e8f9f7 257 * @}
<> 144:ef7eb2e8f9f7 258 */
<> 144:ef7eb2e8f9f7 259
<> 144:ef7eb2e8f9f7 260 /** @defgroup SRAM_Exported_Functions_Group2 Input Output and memory control functions
<> 144:ef7eb2e8f9f7 261 * @brief Input Output and memory control functions
<> 144:ef7eb2e8f9f7 262 *
<> 144:ef7eb2e8f9f7 263 @verbatim
<> 144:ef7eb2e8f9f7 264 ==============================================================================
<> 144:ef7eb2e8f9f7 265 ##### SRAM Input and Output functions #####
<> 144:ef7eb2e8f9f7 266 ==============================================================================
<> 144:ef7eb2e8f9f7 267 [..]
<> 144:ef7eb2e8f9f7 268 This section provides functions allowing to use and control the SRAM memory
<> 144:ef7eb2e8f9f7 269
<> 144:ef7eb2e8f9f7 270 @endverbatim
<> 144:ef7eb2e8f9f7 271 * @{
<> 144:ef7eb2e8f9f7 272 */
<> 144:ef7eb2e8f9f7 273
<> 144:ef7eb2e8f9f7 274 /**
<> 144:ef7eb2e8f9f7 275 * @brief Reads 8-bit buffer from SRAM memory.
<> 144:ef7eb2e8f9f7 276 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 277 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 278 * @param pAddress: Pointer to read start address
<> 144:ef7eb2e8f9f7 279 * @param pDstBuffer: Pointer to destination buffer
<> 144:ef7eb2e8f9f7 280 * @param BufferSize: Size of the buffer to read from memory
<> 144:ef7eb2e8f9f7 281 * @retval HAL status
<> 144:ef7eb2e8f9f7 282 */
<> 144:ef7eb2e8f9f7 283 HAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)
<> 144:ef7eb2e8f9f7 284 {
<> 144:ef7eb2e8f9f7 285 __IO uint8_t * psramaddress = (uint8_t *)pAddress;
<> 144:ef7eb2e8f9f7 286
<> 144:ef7eb2e8f9f7 287 /* Process Locked */
<> 144:ef7eb2e8f9f7 288 __HAL_LOCK(hsram);
<> 144:ef7eb2e8f9f7 289
<> 144:ef7eb2e8f9f7 290 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 291 hsram->State = HAL_SRAM_STATE_BUSY;
<> 144:ef7eb2e8f9f7 292
<> 144:ef7eb2e8f9f7 293 /* Read data from memory */
<> 144:ef7eb2e8f9f7 294 for(; BufferSize != 0; BufferSize--)
<> 144:ef7eb2e8f9f7 295 {
<> 144:ef7eb2e8f9f7 296 *pDstBuffer = *(__IO uint8_t *)psramaddress;
<> 144:ef7eb2e8f9f7 297 pDstBuffer++;
<> 144:ef7eb2e8f9f7 298 psramaddress++;
<> 144:ef7eb2e8f9f7 299 }
<> 144:ef7eb2e8f9f7 300
<> 144:ef7eb2e8f9f7 301 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 302 hsram->State = HAL_SRAM_STATE_READY;
<> 144:ef7eb2e8f9f7 303
<> 144:ef7eb2e8f9f7 304 /* Process unlocked */
<> 144:ef7eb2e8f9f7 305 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 306
<> 144:ef7eb2e8f9f7 307 return HAL_OK;
<> 144:ef7eb2e8f9f7 308 }
<> 144:ef7eb2e8f9f7 309
<> 144:ef7eb2e8f9f7 310 /**
<> 144:ef7eb2e8f9f7 311 * @brief Writes 8-bit buffer to SRAM memory.
<> 144:ef7eb2e8f9f7 312 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 313 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 314 * @param pAddress: Pointer to write start address
<> 144:ef7eb2e8f9f7 315 * @param pSrcBuffer: Pointer to source buffer to write
<> 144:ef7eb2e8f9f7 316 * @param BufferSize: Size of the buffer to write to memory
<> 144:ef7eb2e8f9f7 317 * @retval HAL status
<> 144:ef7eb2e8f9f7 318 */
<> 144:ef7eb2e8f9f7 319 HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize)
<> 144:ef7eb2e8f9f7 320 {
<> 144:ef7eb2e8f9f7 321 __IO uint8_t * psramaddress = (uint8_t *)pAddress;
<> 144:ef7eb2e8f9f7 322
<> 144:ef7eb2e8f9f7 323 /* Check the SRAM controller state */
<> 144:ef7eb2e8f9f7 324 if(hsram->State == HAL_SRAM_STATE_PROTECTED)
<> 144:ef7eb2e8f9f7 325 {
<> 144:ef7eb2e8f9f7 326 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 327 }
<> 144:ef7eb2e8f9f7 328
<> 144:ef7eb2e8f9f7 329 /* Process Locked */
<> 144:ef7eb2e8f9f7 330 __HAL_LOCK(hsram);
<> 144:ef7eb2e8f9f7 331
<> 144:ef7eb2e8f9f7 332 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 333 hsram->State = HAL_SRAM_STATE_BUSY;
<> 144:ef7eb2e8f9f7 334
<> 144:ef7eb2e8f9f7 335 /* Write data to memory */
<> 144:ef7eb2e8f9f7 336 for(; BufferSize != 0; BufferSize--)
<> 144:ef7eb2e8f9f7 337 {
<> 144:ef7eb2e8f9f7 338 *(__IO uint8_t *)psramaddress = *pSrcBuffer;
<> 144:ef7eb2e8f9f7 339 pSrcBuffer++;
<> 144:ef7eb2e8f9f7 340 psramaddress++;
<> 144:ef7eb2e8f9f7 341 }
<> 144:ef7eb2e8f9f7 342
<> 144:ef7eb2e8f9f7 343 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 344 hsram->State = HAL_SRAM_STATE_READY;
<> 144:ef7eb2e8f9f7 345
<> 144:ef7eb2e8f9f7 346 /* Process unlocked */
<> 144:ef7eb2e8f9f7 347 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 348
<> 144:ef7eb2e8f9f7 349 return HAL_OK;
<> 144:ef7eb2e8f9f7 350 }
<> 144:ef7eb2e8f9f7 351
<> 144:ef7eb2e8f9f7 352 /**
<> 144:ef7eb2e8f9f7 353 * @brief Reads 16-bit buffer from SRAM memory.
<> 144:ef7eb2e8f9f7 354 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 355 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 356 * @param pAddress: Pointer to read start address
<> 144:ef7eb2e8f9f7 357 * @param pDstBuffer: Pointer to destination buffer
<> 144:ef7eb2e8f9f7 358 * @param BufferSize: Size of the buffer to read from memory
<> 144:ef7eb2e8f9f7 359 * @retval HAL status
<> 144:ef7eb2e8f9f7 360 */
<> 144:ef7eb2e8f9f7 361 HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)
<> 144:ef7eb2e8f9f7 362 {
<> 144:ef7eb2e8f9f7 363 __IO uint16_t * psramaddress = (uint16_t *)pAddress;
<> 144:ef7eb2e8f9f7 364
<> 144:ef7eb2e8f9f7 365 /* Process Locked */
<> 144:ef7eb2e8f9f7 366 __HAL_LOCK(hsram);
<> 144:ef7eb2e8f9f7 367
<> 144:ef7eb2e8f9f7 368 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 369 hsram->State = HAL_SRAM_STATE_BUSY;
<> 144:ef7eb2e8f9f7 370
<> 144:ef7eb2e8f9f7 371 /* Read data from memory */
<> 144:ef7eb2e8f9f7 372 for(; BufferSize != 0; BufferSize--)
<> 144:ef7eb2e8f9f7 373 {
<> 144:ef7eb2e8f9f7 374 *pDstBuffer = *(__IO uint16_t *)psramaddress;
<> 144:ef7eb2e8f9f7 375 pDstBuffer++;
<> 144:ef7eb2e8f9f7 376 psramaddress++;
<> 144:ef7eb2e8f9f7 377 }
<> 144:ef7eb2e8f9f7 378
<> 144:ef7eb2e8f9f7 379 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 380 hsram->State = HAL_SRAM_STATE_READY;
<> 144:ef7eb2e8f9f7 381
<> 144:ef7eb2e8f9f7 382 /* Process unlocked */
<> 144:ef7eb2e8f9f7 383 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 384
<> 144:ef7eb2e8f9f7 385 return HAL_OK;
<> 144:ef7eb2e8f9f7 386 }
<> 144:ef7eb2e8f9f7 387
<> 144:ef7eb2e8f9f7 388 /**
<> 144:ef7eb2e8f9f7 389 * @brief Writes 16-bit buffer to SRAM memory.
<> 144:ef7eb2e8f9f7 390 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 391 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 392 * @param pAddress: Pointer to write start address
<> 144:ef7eb2e8f9f7 393 * @param pSrcBuffer: Pointer to source buffer to write
<> 144:ef7eb2e8f9f7 394 * @param BufferSize: Size of the buffer to write to memory
<> 144:ef7eb2e8f9f7 395 * @retval HAL status
<> 144:ef7eb2e8f9f7 396 */
<> 144:ef7eb2e8f9f7 397 HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize)
<> 144:ef7eb2e8f9f7 398 {
<> 144:ef7eb2e8f9f7 399 __IO uint16_t * psramaddress = (uint16_t *)pAddress;
<> 144:ef7eb2e8f9f7 400
<> 144:ef7eb2e8f9f7 401 /* Check the SRAM controller state */
<> 144:ef7eb2e8f9f7 402 if(hsram->State == HAL_SRAM_STATE_PROTECTED)
<> 144:ef7eb2e8f9f7 403 {
<> 144:ef7eb2e8f9f7 404 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 405 }
<> 144:ef7eb2e8f9f7 406
<> 144:ef7eb2e8f9f7 407 /* Process Locked */
<> 144:ef7eb2e8f9f7 408 __HAL_LOCK(hsram);
<> 144:ef7eb2e8f9f7 409
<> 144:ef7eb2e8f9f7 410 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 411 hsram->State = HAL_SRAM_STATE_BUSY;
<> 144:ef7eb2e8f9f7 412
<> 144:ef7eb2e8f9f7 413 /* Write data to memory */
<> 144:ef7eb2e8f9f7 414 for(; BufferSize != 0; BufferSize--)
<> 144:ef7eb2e8f9f7 415 {
<> 144:ef7eb2e8f9f7 416 *(__IO uint16_t *)psramaddress = *pSrcBuffer;
<> 144:ef7eb2e8f9f7 417 pSrcBuffer++;
<> 144:ef7eb2e8f9f7 418 psramaddress++;
<> 144:ef7eb2e8f9f7 419 }
<> 144:ef7eb2e8f9f7 420
<> 144:ef7eb2e8f9f7 421 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 422 hsram->State = HAL_SRAM_STATE_READY;
<> 144:ef7eb2e8f9f7 423
<> 144:ef7eb2e8f9f7 424 /* Process unlocked */
<> 144:ef7eb2e8f9f7 425 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 426
<> 144:ef7eb2e8f9f7 427 return HAL_OK;
<> 144:ef7eb2e8f9f7 428 }
<> 144:ef7eb2e8f9f7 429
<> 144:ef7eb2e8f9f7 430 /**
<> 144:ef7eb2e8f9f7 431 * @brief Reads 32-bit buffer from SRAM memory.
<> 144:ef7eb2e8f9f7 432 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 433 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 434 * @param pAddress: Pointer to read start address
<> 144:ef7eb2e8f9f7 435 * @param pDstBuffer: Pointer to destination buffer
<> 144:ef7eb2e8f9f7 436 * @param BufferSize: Size of the buffer to read from memory
<> 144:ef7eb2e8f9f7 437 * @retval HAL status
<> 144:ef7eb2e8f9f7 438 */
<> 144:ef7eb2e8f9f7 439 HAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
<> 144:ef7eb2e8f9f7 440 {
<> 144:ef7eb2e8f9f7 441 /* Process Locked */
<> 144:ef7eb2e8f9f7 442 __HAL_LOCK(hsram);
<> 144:ef7eb2e8f9f7 443
<> 144:ef7eb2e8f9f7 444 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 445 hsram->State = HAL_SRAM_STATE_BUSY;
<> 144:ef7eb2e8f9f7 446
<> 144:ef7eb2e8f9f7 447 /* Read data from memory */
<> 144:ef7eb2e8f9f7 448 for(; BufferSize != 0; BufferSize--)
<> 144:ef7eb2e8f9f7 449 {
<> 144:ef7eb2e8f9f7 450 *pDstBuffer = *(__IO uint32_t *)pAddress;
<> 144:ef7eb2e8f9f7 451 pDstBuffer++;
<> 144:ef7eb2e8f9f7 452 pAddress++;
<> 144:ef7eb2e8f9f7 453 }
<> 144:ef7eb2e8f9f7 454
<> 144:ef7eb2e8f9f7 455 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 456 hsram->State = HAL_SRAM_STATE_READY;
<> 144:ef7eb2e8f9f7 457
<> 144:ef7eb2e8f9f7 458 /* Process unlocked */
<> 144:ef7eb2e8f9f7 459 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 460
<> 144:ef7eb2e8f9f7 461 return HAL_OK;
<> 144:ef7eb2e8f9f7 462 }
<> 144:ef7eb2e8f9f7 463
<> 144:ef7eb2e8f9f7 464 /**
<> 144:ef7eb2e8f9f7 465 * @brief Writes 32-bit buffer to SRAM memory.
<> 144:ef7eb2e8f9f7 466 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 467 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 468 * @param pAddress: Pointer to write start address
<> 144:ef7eb2e8f9f7 469 * @param pSrcBuffer: Pointer to source buffer to write
<> 144:ef7eb2e8f9f7 470 * @param BufferSize: Size of the buffer to write to memory
<> 144:ef7eb2e8f9f7 471 * @retval HAL status
<> 144:ef7eb2e8f9f7 472 */
<> 144:ef7eb2e8f9f7 473 HAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
<> 144:ef7eb2e8f9f7 474 {
<> 144:ef7eb2e8f9f7 475 /* Check the SRAM controller state */
<> 144:ef7eb2e8f9f7 476 if(hsram->State == HAL_SRAM_STATE_PROTECTED)
<> 144:ef7eb2e8f9f7 477 {
<> 144:ef7eb2e8f9f7 478 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 479 }
<> 144:ef7eb2e8f9f7 480
<> 144:ef7eb2e8f9f7 481 /* Process Locked */
<> 144:ef7eb2e8f9f7 482 __HAL_LOCK(hsram);
<> 144:ef7eb2e8f9f7 483
<> 144:ef7eb2e8f9f7 484 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 485 hsram->State = HAL_SRAM_STATE_BUSY;
<> 144:ef7eb2e8f9f7 486
<> 144:ef7eb2e8f9f7 487 /* Write data to memory */
<> 144:ef7eb2e8f9f7 488 for(; BufferSize != 0; BufferSize--)
<> 144:ef7eb2e8f9f7 489 {
<> 144:ef7eb2e8f9f7 490 *(__IO uint32_t *)pAddress = *pSrcBuffer;
<> 144:ef7eb2e8f9f7 491 pSrcBuffer++;
<> 144:ef7eb2e8f9f7 492 pAddress++;
<> 144:ef7eb2e8f9f7 493 }
<> 144:ef7eb2e8f9f7 494
<> 144:ef7eb2e8f9f7 495 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 496 hsram->State = HAL_SRAM_STATE_READY;
<> 144:ef7eb2e8f9f7 497
<> 144:ef7eb2e8f9f7 498 /* Process unlocked */
<> 144:ef7eb2e8f9f7 499 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 500
<> 144:ef7eb2e8f9f7 501 return HAL_OK;
<> 144:ef7eb2e8f9f7 502 }
<> 144:ef7eb2e8f9f7 503
<> 144:ef7eb2e8f9f7 504 /**
<> 144:ef7eb2e8f9f7 505 * @brief Reads a Words data from the SRAM memory using DMA transfer.
<> 144:ef7eb2e8f9f7 506 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 507 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 508 * @param pAddress: Pointer to read start address
<> 144:ef7eb2e8f9f7 509 * @param pDstBuffer: Pointer to destination buffer
<> 144:ef7eb2e8f9f7 510 * @param BufferSize: Size of the buffer to read from memory
<> 144:ef7eb2e8f9f7 511 * @retval HAL status
<> 144:ef7eb2e8f9f7 512 */
<> 144:ef7eb2e8f9f7 513 HAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
<> 144:ef7eb2e8f9f7 514 {
<> 144:ef7eb2e8f9f7 515 /* Process Locked */
<> 144:ef7eb2e8f9f7 516 __HAL_LOCK(hsram);
<> 144:ef7eb2e8f9f7 517
<> 144:ef7eb2e8f9f7 518 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 519 hsram->State = HAL_SRAM_STATE_BUSY;
<> 144:ef7eb2e8f9f7 520
<> 144:ef7eb2e8f9f7 521 /* Configure DMA user callbacks */
<> 144:ef7eb2e8f9f7 522 hsram->hdma->XferCpltCallback = HAL_SRAM_DMA_XferCpltCallback;
<> 144:ef7eb2e8f9f7 523 hsram->hdma->XferErrorCallback = HAL_SRAM_DMA_XferErrorCallback;
<> 144:ef7eb2e8f9f7 524
<> 144:ef7eb2e8f9f7 525 /* Enable the DMA Stream */
<> 144:ef7eb2e8f9f7 526 HAL_DMA_Start_IT(hsram->hdma, (uint32_t)pAddress, (uint32_t)pDstBuffer, (uint32_t)BufferSize);
<> 144:ef7eb2e8f9f7 527
<> 144:ef7eb2e8f9f7 528 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 529 hsram->State = HAL_SRAM_STATE_READY;
<> 144:ef7eb2e8f9f7 530
<> 144:ef7eb2e8f9f7 531 /* Process unlocked */
<> 144:ef7eb2e8f9f7 532 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 533
<> 144:ef7eb2e8f9f7 534 return HAL_OK;
<> 144:ef7eb2e8f9f7 535 }
<> 144:ef7eb2e8f9f7 536
<> 144:ef7eb2e8f9f7 537 /**
<> 144:ef7eb2e8f9f7 538 * @brief Writes a Words data buffer to SRAM memory using DMA transfer.
<> 144:ef7eb2e8f9f7 539 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 540 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 541 * @param pAddress: Pointer to write start address
<> 144:ef7eb2e8f9f7 542 * @param pSrcBuffer: Pointer to source buffer to write
<> 144:ef7eb2e8f9f7 543 * @param BufferSize: Size of the buffer to write to memory
<> 144:ef7eb2e8f9f7 544 * @retval HAL status
<> 144:ef7eb2e8f9f7 545 */
<> 144:ef7eb2e8f9f7 546 HAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
<> 144:ef7eb2e8f9f7 547 {
<> 144:ef7eb2e8f9f7 548 /* Check the SRAM controller state */
<> 144:ef7eb2e8f9f7 549 if(hsram->State == HAL_SRAM_STATE_PROTECTED)
<> 144:ef7eb2e8f9f7 550 {
<> 144:ef7eb2e8f9f7 551 return HAL_ERROR;
<> 144:ef7eb2e8f9f7 552 }
<> 144:ef7eb2e8f9f7 553
<> 144:ef7eb2e8f9f7 554 /* Process Locked */
<> 144:ef7eb2e8f9f7 555 __HAL_LOCK(hsram);
<> 144:ef7eb2e8f9f7 556
<> 144:ef7eb2e8f9f7 557 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 558 hsram->State = HAL_SRAM_STATE_BUSY;
<> 144:ef7eb2e8f9f7 559
<> 144:ef7eb2e8f9f7 560 /* Configure DMA user callbacks */
<> 144:ef7eb2e8f9f7 561 hsram->hdma->XferCpltCallback = HAL_SRAM_DMA_XferCpltCallback;
<> 144:ef7eb2e8f9f7 562 hsram->hdma->XferErrorCallback = HAL_SRAM_DMA_XferErrorCallback;
<> 144:ef7eb2e8f9f7 563
<> 144:ef7eb2e8f9f7 564 /* Enable the DMA Stream */
<> 144:ef7eb2e8f9f7 565 HAL_DMA_Start_IT(hsram->hdma, (uint32_t)pSrcBuffer, (uint32_t)pAddress, (uint32_t)BufferSize);
<> 144:ef7eb2e8f9f7 566
<> 144:ef7eb2e8f9f7 567 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 568 hsram->State = HAL_SRAM_STATE_READY;
<> 144:ef7eb2e8f9f7 569
<> 144:ef7eb2e8f9f7 570 /* Process unlocked */
<> 144:ef7eb2e8f9f7 571 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 572
<> 144:ef7eb2e8f9f7 573 return HAL_OK;
<> 144:ef7eb2e8f9f7 574 }
<> 144:ef7eb2e8f9f7 575
<> 144:ef7eb2e8f9f7 576 /**
<> 144:ef7eb2e8f9f7 577 * @}
<> 144:ef7eb2e8f9f7 578 */
<> 144:ef7eb2e8f9f7 579
<> 144:ef7eb2e8f9f7 580 /** @defgroup SRAM_Exported_Functions_Group3 Control functions
<> 144:ef7eb2e8f9f7 581 * @brief Control functions
<> 144:ef7eb2e8f9f7 582 *
<> 144:ef7eb2e8f9f7 583 @verbatim
<> 144:ef7eb2e8f9f7 584 ==============================================================================
<> 144:ef7eb2e8f9f7 585 ##### SRAM Control functions #####
<> 144:ef7eb2e8f9f7 586 ==============================================================================
<> 144:ef7eb2e8f9f7 587 [..]
<> 144:ef7eb2e8f9f7 588 This subsection provides a set of functions allowing to control dynamically
<> 144:ef7eb2e8f9f7 589 the SRAM interface.
<> 144:ef7eb2e8f9f7 590
<> 144:ef7eb2e8f9f7 591 @endverbatim
<> 144:ef7eb2e8f9f7 592 * @{
<> 144:ef7eb2e8f9f7 593 */
<> 144:ef7eb2e8f9f7 594
<> 144:ef7eb2e8f9f7 595 /**
<> 144:ef7eb2e8f9f7 596 * @brief Enables dynamically SRAM write operation.
<> 144:ef7eb2e8f9f7 597 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 598 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 599 * @retval HAL status
<> 144:ef7eb2e8f9f7 600 */
<> 144:ef7eb2e8f9f7 601 HAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram)
<> 144:ef7eb2e8f9f7 602 {
<> 144:ef7eb2e8f9f7 603 /* Process Locked */
<> 144:ef7eb2e8f9f7 604 __HAL_LOCK(hsram);
<> 144:ef7eb2e8f9f7 605
<> 144:ef7eb2e8f9f7 606 /* Enable write operation */
<> 144:ef7eb2e8f9f7 607 FMC_NORSRAM_WriteOperation_Enable(hsram->Instance, hsram->Init.NSBank);
<> 144:ef7eb2e8f9f7 608
<> 144:ef7eb2e8f9f7 609 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 610 hsram->State = HAL_SRAM_STATE_READY;
<> 144:ef7eb2e8f9f7 611
<> 144:ef7eb2e8f9f7 612 /* Process unlocked */
<> 144:ef7eb2e8f9f7 613 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 614
<> 144:ef7eb2e8f9f7 615 return HAL_OK;
<> 144:ef7eb2e8f9f7 616 }
<> 144:ef7eb2e8f9f7 617
<> 144:ef7eb2e8f9f7 618 /**
<> 144:ef7eb2e8f9f7 619 * @brief Disables dynamically SRAM write operation.
<> 144:ef7eb2e8f9f7 620 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 621 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 622 * @retval HAL status
<> 144:ef7eb2e8f9f7 623 */
<> 144:ef7eb2e8f9f7 624 HAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram)
<> 144:ef7eb2e8f9f7 625 {
<> 144:ef7eb2e8f9f7 626 /* Process Locked */
<> 144:ef7eb2e8f9f7 627 __HAL_LOCK(hsram);
<> 144:ef7eb2e8f9f7 628
<> 144:ef7eb2e8f9f7 629 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 630 hsram->State = HAL_SRAM_STATE_BUSY;
<> 144:ef7eb2e8f9f7 631
<> 144:ef7eb2e8f9f7 632 /* Disable write operation */
<> 144:ef7eb2e8f9f7 633 FMC_NORSRAM_WriteOperation_Disable(hsram->Instance, hsram->Init.NSBank);
<> 144:ef7eb2e8f9f7 634
<> 144:ef7eb2e8f9f7 635 /* Update the SRAM controller state */
<> 144:ef7eb2e8f9f7 636 hsram->State = HAL_SRAM_STATE_PROTECTED;
<> 144:ef7eb2e8f9f7 637
<> 144:ef7eb2e8f9f7 638 /* Process unlocked */
<> 144:ef7eb2e8f9f7 639 __HAL_UNLOCK(hsram);
<> 144:ef7eb2e8f9f7 640
<> 144:ef7eb2e8f9f7 641 return HAL_OK;
<> 144:ef7eb2e8f9f7 642 }
<> 144:ef7eb2e8f9f7 643
<> 144:ef7eb2e8f9f7 644 /**
<> 144:ef7eb2e8f9f7 645 * @}
<> 144:ef7eb2e8f9f7 646 */
<> 144:ef7eb2e8f9f7 647
<> 144:ef7eb2e8f9f7 648 /** @defgroup SRAM_Exported_Functions_Group4 Peripheral State functions
<> 144:ef7eb2e8f9f7 649 * @brief Peripheral State functions
<> 144:ef7eb2e8f9f7 650 *
<> 144:ef7eb2e8f9f7 651 @verbatim
<> 144:ef7eb2e8f9f7 652 ==============================================================================
<> 144:ef7eb2e8f9f7 653 ##### SRAM State functions #####
<> 144:ef7eb2e8f9f7 654 ==============================================================================
<> 144:ef7eb2e8f9f7 655 [..]
<> 144:ef7eb2e8f9f7 656 This subsection permits to get in run-time the status of the SRAM controller
<> 144:ef7eb2e8f9f7 657 and the data flow.
<> 144:ef7eb2e8f9f7 658
<> 144:ef7eb2e8f9f7 659 @endverbatim
<> 144:ef7eb2e8f9f7 660 * @{
<> 144:ef7eb2e8f9f7 661 */
<> 144:ef7eb2e8f9f7 662
<> 144:ef7eb2e8f9f7 663 /**
<> 144:ef7eb2e8f9f7 664 * @brief Returns the SRAM controller state
<> 144:ef7eb2e8f9f7 665 * @param hsram: pointer to a SRAM_HandleTypeDef structure that contains
<> 144:ef7eb2e8f9f7 666 * the configuration information for SRAM module.
<> 144:ef7eb2e8f9f7 667 * @retval HAL state
<> 144:ef7eb2e8f9f7 668 */
<> 144:ef7eb2e8f9f7 669 HAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram)
<> 144:ef7eb2e8f9f7 670 {
<> 144:ef7eb2e8f9f7 671 return hsram->State;
<> 144:ef7eb2e8f9f7 672 }
<> 144:ef7eb2e8f9f7 673
<> 144:ef7eb2e8f9f7 674 /**
<> 144:ef7eb2e8f9f7 675 * @}
<> 144:ef7eb2e8f9f7 676 */
<> 144:ef7eb2e8f9f7 677
<> 144:ef7eb2e8f9f7 678 /**
<> 144:ef7eb2e8f9f7 679 * @}
<> 144:ef7eb2e8f9f7 680 */
<> 144:ef7eb2e8f9f7 681 #endif /* HAL_SRAM_MODULE_ENABLED */
<> 144:ef7eb2e8f9f7 682 /**
<> 144:ef7eb2e8f9f7 683 * @}
<> 144:ef7eb2e8f9f7 684 */
<> 144:ef7eb2e8f9f7 685
<> 144:ef7eb2e8f9f7 686 /**
<> 144:ef7eb2e8f9f7 687 * @}
<> 144:ef7eb2e8f9f7 688 */
<> 144:ef7eb2e8f9f7 689
<> 144:ef7eb2e8f9f7 690 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/