Mateusz Kowalik / Application_danix

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of Application by Daniel Sygut

mbed-dev/targets/TARGET_Silicon_Labs/TARGET_EFM32/TARGET_EFM32WG/device/efm32wg295f64.h@15:2a20c3d2616e, 2018-02-15 (annotated)

Committer:
Zaitsev
Date:
Thu Feb 15 14:29:23 2018 +0000
Revision:
15:2a20c3d2616e
Parent:
10:41552d038a69 
j

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Zaitsev 10:41552d038a69 1 /**************************************************************************//**
Zaitsev 10:41552d038a69 2 * @file efm32wg295f64.h
Zaitsev 10:41552d038a69 3 * @brief CMSIS Cortex-M Peripheral Access Layer Header File
Zaitsev 10:41552d038a69 4 * for EFM32WG295F64
Zaitsev 10:41552d038a69 5 * @version 5.0.0
Zaitsev 10:41552d038a69 6 ******************************************************************************
Zaitsev 10:41552d038a69 7 * @section License
Zaitsev 10:41552d038a69 8 * <b>Copyright 2016 Silicon Laboratories, Inc. http://www.silabs.com</b>
Zaitsev 10:41552d038a69 9 ******************************************************************************
Zaitsev 10:41552d038a69 10 *
Zaitsev 10:41552d038a69 11 * Permission is granted to anyone to use this software for any purpose,
Zaitsev 10:41552d038a69 12 * including commercial applications, and to alter it and redistribute it
Zaitsev 10:41552d038a69 13 * freely, subject to the following restrictions:
Zaitsev 10:41552d038a69 14 *
Zaitsev 10:41552d038a69 15 * 1. The origin of this software must not be misrepresented; you must not
Zaitsev 10:41552d038a69 16 * claim that you wrote the original software.@n
Zaitsev 10:41552d038a69 17 * 2. Altered source versions must be plainly marked as such, and must not be
Zaitsev 10:41552d038a69 18 * misrepresented as being the original software.@n
Zaitsev 10:41552d038a69 19 * 3. This notice may not be removed or altered from any source distribution.
Zaitsev 10:41552d038a69 20 *
Zaitsev 10:41552d038a69 21 * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.
Zaitsev 10:41552d038a69 22 * has no obligation to support this Software. Silicon Laboratories, Inc. is
Zaitsev 10:41552d038a69 23 * providing the Software "AS IS", with no express or implied warranties of any
Zaitsev 10:41552d038a69 24 * kind, including, but not limited to, any implied warranties of
Zaitsev 10:41552d038a69 25 * merchantability or fitness for any particular purpose or warranties against
Zaitsev 10:41552d038a69 26 * infringement of any proprietary rights of a third party.
Zaitsev 10:41552d038a69 27 *
Zaitsev 10:41552d038a69 28 * Silicon Laboratories, Inc. will not be liable for any consequential,
Zaitsev 10:41552d038a69 29 * incidental, or special damages, or any other relief, or for any claim by
Zaitsev 10:41552d038a69 30 * any third party, arising from your use of this Software.
Zaitsev 10:41552d038a69 31 *
Zaitsev 10:41552d038a69 32 *****************************************************************************/
Zaitsev 10:41552d038a69 33
Zaitsev 10:41552d038a69 34 #ifndef EFM32WG295F64_H
Zaitsev 10:41552d038a69 35 #define EFM32WG295F64_H
Zaitsev 10:41552d038a69 36
Zaitsev 10:41552d038a69 37 #ifdef __cplusplus
Zaitsev 10:41552d038a69 38 extern "C" {
Zaitsev 10:41552d038a69 39 #endif
Zaitsev 10:41552d038a69 40
Zaitsev 10:41552d038a69 41 /**************************************************************************//**
Zaitsev 10:41552d038a69 42 * @addtogroup Parts
Zaitsev 10:41552d038a69 43 * @{
Zaitsev 10:41552d038a69 44 *****************************************************************************/
Zaitsev 10:41552d038a69 45
Zaitsev 10:41552d038a69 46 /**************************************************************************//**
Zaitsev 10:41552d038a69 47 * @defgroup EFM32WG295F64 EFM32WG295F64
Zaitsev 10:41552d038a69 48 * @{
Zaitsev 10:41552d038a69 49 *****************************************************************************/
Zaitsev 10:41552d038a69 50
Zaitsev 10:41552d038a69 51 /** Interrupt Number Definition */
Zaitsev 10:41552d038a69 52 typedef enum IRQn
Zaitsev 10:41552d038a69 53 {
Zaitsev 10:41552d038a69 54 /****** Cortex-M4 Processor Exceptions Numbers ********************************************/
Zaitsev 10:41552d038a69 55 NonMaskableInt_IRQn = -14, /*!< -14 Cortex-M4 Non Maskable Interrupt */
Zaitsev 10:41552d038a69 56 HardFault_IRQn = -13, /*!< -13 Cortex-M4 Hard Fault Interrupt */
Zaitsev 10:41552d038a69 57 MemoryManagement_IRQn = -12, /*!< -12 Cortex-M4 Memory Management Interrupt */
Zaitsev 10:41552d038a69 58 BusFault_IRQn = -11, /*!< -11 Cortex-M4 Bus Fault Interrupt */
Zaitsev 10:41552d038a69 59 UsageFault_IRQn = -10, /*!< -10 Cortex-M4 Usage Fault Interrupt */
Zaitsev 10:41552d038a69 60 SVCall_IRQn = -5, /*!< -5 Cortex-M4 SV Call Interrupt */
Zaitsev 10:41552d038a69 61 DebugMonitor_IRQn = -4, /*!< -4 Cortex-M4 Debug Monitor Interrupt */
Zaitsev 10:41552d038a69 62 PendSV_IRQn = -2, /*!< -2 Cortex-M4 Pend SV Interrupt */
Zaitsev 10:41552d038a69 63 SysTick_IRQn = -1, /*!< -1 Cortex-M4 System Tick Interrupt */
Zaitsev 10:41552d038a69 64
Zaitsev 10:41552d038a69 65 /****** EFM32WG Peripheral Interrupt Numbers **********************************************/
Zaitsev 10:41552d038a69 66 DMA_IRQn = 0, /*!< 0 EFM32 DMA Interrupt */
Zaitsev 10:41552d038a69 67 GPIO_EVEN_IRQn = 1, /*!< 1 EFM32 GPIO_EVEN Interrupt */
Zaitsev 10:41552d038a69 68 TIMER0_IRQn = 2, /*!< 2 EFM32 TIMER0 Interrupt */
Zaitsev 10:41552d038a69 69 USART0_RX_IRQn = 3, /*!< 3 EFM32 USART0_RX Interrupt */
Zaitsev 10:41552d038a69 70 USART0_TX_IRQn = 4, /*!< 4 EFM32 USART0_TX Interrupt */
Zaitsev 10:41552d038a69 71 ACMP0_IRQn = 6, /*!< 6 EFM32 ACMP0 Interrupt */
Zaitsev 10:41552d038a69 72 ADC0_IRQn = 7, /*!< 7 EFM32 ADC0 Interrupt */
Zaitsev 10:41552d038a69 73 DAC0_IRQn = 8, /*!< 8 EFM32 DAC0 Interrupt */
Zaitsev 10:41552d038a69 74 I2C0_IRQn = 9, /*!< 9 EFM32 I2C0 Interrupt */
Zaitsev 10:41552d038a69 75 I2C1_IRQn = 10, /*!< 10 EFM32 I2C1 Interrupt */
Zaitsev 10:41552d038a69 76 GPIO_ODD_IRQn = 11, /*!< 11 EFM32 GPIO_ODD Interrupt */
Zaitsev 10:41552d038a69 77 TIMER1_IRQn = 12, /*!< 12 EFM32 TIMER1 Interrupt */
Zaitsev 10:41552d038a69 78 TIMER2_IRQn = 13, /*!< 13 EFM32 TIMER2 Interrupt */
Zaitsev 10:41552d038a69 79 TIMER3_IRQn = 14, /*!< 14 EFM32 TIMER3 Interrupt */
Zaitsev 10:41552d038a69 80 USART1_RX_IRQn = 15, /*!< 15 EFM32 USART1_RX Interrupt */
Zaitsev 10:41552d038a69 81 USART1_TX_IRQn = 16, /*!< 16 EFM32 USART1_TX Interrupt */
Zaitsev 10:41552d038a69 82 LESENSE_IRQn = 17, /*!< 17 EFM32 LESENSE Interrupt */
Zaitsev 10:41552d038a69 83 USART2_RX_IRQn = 18, /*!< 18 EFM32 USART2_RX Interrupt */
Zaitsev 10:41552d038a69 84 USART2_TX_IRQn = 19, /*!< 19 EFM32 USART2_TX Interrupt */
Zaitsev 10:41552d038a69 85 UART0_RX_IRQn = 20, /*!< 20 EFM32 UART0_RX Interrupt */
Zaitsev 10:41552d038a69 86 UART0_TX_IRQn = 21, /*!< 21 EFM32 UART0_TX Interrupt */
Zaitsev 10:41552d038a69 87 UART1_RX_IRQn = 22, /*!< 22 EFM32 UART1_RX Interrupt */
Zaitsev 10:41552d038a69 88 UART1_TX_IRQn = 23, /*!< 23 EFM32 UART1_TX Interrupt */
Zaitsev 10:41552d038a69 89 LEUART0_IRQn = 24, /*!< 24 EFM32 LEUART0 Interrupt */
Zaitsev 10:41552d038a69 90 LEUART1_IRQn = 25, /*!< 25 EFM32 LEUART1 Interrupt */
Zaitsev 10:41552d038a69 91 LETIMER0_IRQn = 26, /*!< 26 EFM32 LETIMER0 Interrupt */
Zaitsev 10:41552d038a69 92 PCNT0_IRQn = 27, /*!< 27 EFM32 PCNT0 Interrupt */
Zaitsev 10:41552d038a69 93 PCNT1_IRQn = 28, /*!< 28 EFM32 PCNT1 Interrupt */
Zaitsev 10:41552d038a69 94 PCNT2_IRQn = 29, /*!< 29 EFM32 PCNT2 Interrupt */
Zaitsev 10:41552d038a69 95 RTC_IRQn = 30, /*!< 30 EFM32 RTC Interrupt */
Zaitsev 10:41552d038a69 96 BURTC_IRQn = 31, /*!< 31 EFM32 BURTC Interrupt */
Zaitsev 10:41552d038a69 97 CMU_IRQn = 32, /*!< 32 EFM32 CMU Interrupt */
Zaitsev 10:41552d038a69 98 VCMP_IRQn = 33, /*!< 33 EFM32 VCMP Interrupt */
Zaitsev 10:41552d038a69 99 MSC_IRQn = 35, /*!< 35 EFM32 MSC Interrupt */
Zaitsev 10:41552d038a69 100 AES_IRQn = 36, /*!< 36 EFM32 AES Interrupt */
Zaitsev 10:41552d038a69 101 EBI_IRQn = 37, /*!< 37 EFM32 EBI Interrupt */
Zaitsev 10:41552d038a69 102 EMU_IRQn = 38, /*!< 38 EFM32 EMU Interrupt */
Zaitsev 10:41552d038a69 103 FPUEH_IRQn = 39, /*!< 39 EFM32 FPUEH Interrupt */
Zaitsev 10:41552d038a69 104 } IRQn_Type;
Zaitsev 10:41552d038a69 105
Zaitsev 10:41552d038a69 106 /**************************************************************************//**
Zaitsev 10:41552d038a69 107 * @defgroup EFM32WG295F64_Core EFM32WG295F64 Core
Zaitsev 10:41552d038a69 108 * @{
Zaitsev 10:41552d038a69 109 * @brief Processor and Core Peripheral Section
Zaitsev 10:41552d038a69 110 *****************************************************************************/
Zaitsev 10:41552d038a69 111 #define __MPU_PRESENT 1 /**< Presence of MPU */
Zaitsev 10:41552d038a69 112 #define __FPU_PRESENT 1 /**< Presence of FPU */
Zaitsev 10:41552d038a69 113 #define __VTOR_PRESENT 1 /**< Presence of VTOR register in SCB */
Zaitsev 10:41552d038a69 114 #define __NVIC_PRIO_BITS 3 /**< NVIC interrupt priority bits */
Zaitsev 10:41552d038a69 115 #define __Vendor_SysTickConfig 0 /**< Is 1 if different SysTick counter is used */
Zaitsev 10:41552d038a69 116
Zaitsev 10:41552d038a69 117 /** @} End of group EFM32WG295F64_Core */
Zaitsev 10:41552d038a69 118
Zaitsev 10:41552d038a69 119 /**************************************************************************//**
Zaitsev 10:41552d038a69 120 * @defgroup EFM32WG295F64_Part EFM32WG295F64 Part
Zaitsev 10:41552d038a69 121 * @{
Zaitsev 10:41552d038a69 122 ******************************************************************************/
Zaitsev 10:41552d038a69 123
Zaitsev 10:41552d038a69 124 /** Part family */
Zaitsev 10:41552d038a69 125 #define _EFM32_WONDER_FAMILY 1 /**< Wonder Gecko EFM32WG MCU Family */
Zaitsev 10:41552d038a69 126 #define _EFM_DEVICE /**< Silicon Labs EFM-type microcontroller */
Zaitsev 10:41552d038a69 127 #define _SILICON_LABS_32B_SERIES_0 /**< Silicon Labs series number */
Zaitsev 10:41552d038a69 128 #define _SILICON_LABS_32B_SERIES 0 /**< Silicon Labs series number */
Zaitsev 10:41552d038a69 129 #define _SILICON_LABS_32B_PLATFORM_1 /**< Silicon Labs platform name */
Zaitsev 10:41552d038a69 130 #define _SILICON_LABS_32B_PLATFORM 1 /**< Silicon Labs platform name */
Zaitsev 10:41552d038a69 131
Zaitsev 10:41552d038a69 132 /* If part number is not defined as compiler option, define it */
Zaitsev 10:41552d038a69 133 #if !defined(EFM32WG295F64)
Zaitsev 10:41552d038a69 134 #define EFM32WG295F64 1 /**< Wonder Gecko Part */
Zaitsev 10:41552d038a69 135 #endif
Zaitsev 10:41552d038a69 136
Zaitsev 10:41552d038a69 137 /** Configure part number */
Zaitsev 10:41552d038a69 138 #define PART_NUMBER "EFM32WG295F64" /**< Part Number */
Zaitsev 10:41552d038a69 139
Zaitsev 10:41552d038a69 140 /** Memory Base addresses and limits */
Zaitsev 10:41552d038a69 141 #define FLASH_MEM_BASE ((uint32_t) 0x0UL) /**< FLASH base address */
Zaitsev 10:41552d038a69 142 #define FLASH_MEM_SIZE ((uint32_t) 0x10000000UL) /**< FLASH available address space */
Zaitsev 10:41552d038a69 143 #define FLASH_MEM_END ((uint32_t) 0xFFFFFFFUL) /**< FLASH end address */
Zaitsev 10:41552d038a69 144 #define FLASH_MEM_BITS ((uint32_t) 0x28UL) /**< FLASH used bits */
Zaitsev 10:41552d038a69 145 #define AES_MEM_BASE ((uint32_t) 0x400E0000UL) /**< AES base address */
Zaitsev 10:41552d038a69 146 #define AES_MEM_SIZE ((uint32_t) 0x400UL) /**< AES available address space */
Zaitsev 10:41552d038a69 147 #define AES_MEM_END ((uint32_t) 0x400E03FFUL) /**< AES end address */
Zaitsev 10:41552d038a69 148 #define AES_MEM_BITS ((uint32_t) 0x10UL) /**< AES used bits */
Zaitsev 10:41552d038a69 149 #define USBC_MEM_BASE ((uint32_t) 0x40100000UL) /**< USBC base address */
Zaitsev 10:41552d038a69 150 #define USBC_MEM_SIZE ((uint32_t) 0x40000UL) /**< USBC available address space */
Zaitsev 10:41552d038a69 151 #define USBC_MEM_END ((uint32_t) 0x4013FFFFUL) /**< USBC end address */
Zaitsev 10:41552d038a69 152 #define USBC_MEM_BITS ((uint32_t) 0x18UL) /**< USBC used bits */
Zaitsev 10:41552d038a69 153 #define EBI_CODE_MEM_BASE ((uint32_t) 0x12000000UL) /**< EBI_CODE base address */
Zaitsev 10:41552d038a69 154 #define EBI_CODE_MEM_SIZE ((uint32_t) 0xE000000UL) /**< EBI_CODE available address space */
Zaitsev 10:41552d038a69 155 #define EBI_CODE_MEM_END ((uint32_t) 0x1FFFFFFFUL) /**< EBI_CODE end address */
Zaitsev 10:41552d038a69 156 #define EBI_CODE_MEM_BITS ((uint32_t) 0x28UL) /**< EBI_CODE used bits */
Zaitsev 10:41552d038a69 157 #define PER_MEM_BASE ((uint32_t) 0x40000000UL) /**< PER base address */
Zaitsev 10:41552d038a69 158 #define PER_MEM_SIZE ((uint32_t) 0xE0000UL) /**< PER available address space */
Zaitsev 10:41552d038a69 159 #define PER_MEM_END ((uint32_t) 0x400DFFFFUL) /**< PER end address */
Zaitsev 10:41552d038a69 160 #define PER_MEM_BITS ((uint32_t) 0x20UL) /**< PER used bits */
Zaitsev 10:41552d038a69 161 #define RAM_MEM_BASE ((uint32_t) 0x20000000UL) /**< RAM base address */
Zaitsev 10:41552d038a69 162 #define RAM_MEM_SIZE ((uint32_t) 0x40000UL) /**< RAM available address space */
Zaitsev 10:41552d038a69 163 #define RAM_MEM_END ((uint32_t) 0x2003FFFFUL) /**< RAM end address */
Zaitsev 10:41552d038a69 164 #define RAM_MEM_BITS ((uint32_t) 0x18UL) /**< RAM used bits */
Zaitsev 10:41552d038a69 165 #define RAM_CODE_MEM_BASE ((uint32_t) 0x10000000UL) /**< RAM_CODE base address */
Zaitsev 10:41552d038a69 166 #define RAM_CODE_MEM_SIZE ((uint32_t) 0x20000UL) /**< RAM_CODE available address space */
Zaitsev 10:41552d038a69 167 #define RAM_CODE_MEM_END ((uint32_t) 0x1001FFFFUL) /**< RAM_CODE end address */
Zaitsev 10:41552d038a69 168 #define RAM_CODE_MEM_BITS ((uint32_t) 0x17UL) /**< RAM_CODE used bits */
Zaitsev 10:41552d038a69 169 #define EBI_MEM_BASE ((uint32_t) 0x80000000UL) /**< EBI base address */
Zaitsev 10:41552d038a69 170 #define EBI_MEM_SIZE ((uint32_t) 0x40000000UL) /**< EBI available address space */
Zaitsev 10:41552d038a69 171 #define EBI_MEM_END ((uint32_t) 0xBFFFFFFFUL) /**< EBI end address */
Zaitsev 10:41552d038a69 172 #define EBI_MEM_BITS ((uint32_t) 0x30UL) /**< EBI used bits */
Zaitsev 10:41552d038a69 173
Zaitsev 10:41552d038a69 174 /** Bit banding area */
Zaitsev 10:41552d038a69 175 #define BITBAND_PER_BASE ((uint32_t) 0x42000000UL) /**< Peripheral Address Space bit-band area */
Zaitsev 10:41552d038a69 176 #define BITBAND_RAM_BASE ((uint32_t) 0x22000000UL) /**< SRAM Address Space bit-band area */
Zaitsev 10:41552d038a69 177
Zaitsev 10:41552d038a69 178 /** Flash and SRAM limits for EFM32WG295F64 */
Zaitsev 10:41552d038a69 179 #define FLASH_BASE (0x00000000UL) /**< Flash Base Address */
Zaitsev 10:41552d038a69 180 #define FLASH_SIZE (0x00010000UL) /**< Available Flash Memory */
Zaitsev 10:41552d038a69 181 #define FLASH_PAGE_SIZE 2048 /**< Flash Memory page size */
Zaitsev 10:41552d038a69 182 #define SRAM_BASE (0x20000000UL) /**< SRAM Base Address */
Zaitsev 10:41552d038a69 183 #define SRAM_SIZE (0x00008000UL) /**< Available SRAM Memory */
Zaitsev 10:41552d038a69 184 #define __CM4_REV 0x001 /**< Cortex-M4 Core revision r0p1 */
Zaitsev 10:41552d038a69 185 #define PRS_CHAN_COUNT 12 /**< Number of PRS channels */
Zaitsev 10:41552d038a69 186 #define DMA_CHAN_COUNT 12 /**< Number of DMA channels */
Zaitsev 10:41552d038a69 187 #define EXT_IRQ_COUNT 40 /**< Number of External (NVIC) interrupts */
Zaitsev 10:41552d038a69 188
Zaitsev 10:41552d038a69 189 /** AF channels connect the different on-chip peripherals with the af-mux */
Zaitsev 10:41552d038a69 190 #define AFCHAN_MAX 163
Zaitsev 10:41552d038a69 191 #define AFCHANLOC_MAX 7
Zaitsev 10:41552d038a69 192 /** Analog AF channels */
Zaitsev 10:41552d038a69 193 #define AFACHAN_MAX 53
Zaitsev 10:41552d038a69 194
Zaitsev 10:41552d038a69 195 /* Part number capabilities */
Zaitsev 10:41552d038a69 196
Zaitsev 10:41552d038a69 197 #define USART_PRESENT /**< USART is available in this part */
Zaitsev 10:41552d038a69 198 #define USART_COUNT 3 /**< 3 USARTs available */
Zaitsev 10:41552d038a69 199 #define UART_PRESENT /**< UART is available in this part */
Zaitsev 10:41552d038a69 200 #define UART_COUNT 2 /**< 2 UARTs available */
Zaitsev 10:41552d038a69 201 #define TIMER_PRESENT /**< TIMER is available in this part */
Zaitsev 10:41552d038a69 202 #define TIMER_COUNT 4 /**< 4 TIMERs available */
Zaitsev 10:41552d038a69 203 #define ACMP_PRESENT /**< ACMP is available in this part */
Zaitsev 10:41552d038a69 204 #define ACMP_COUNT 2 /**< 2 ACMPs available */
Zaitsev 10:41552d038a69 205 #define LEUART_PRESENT /**< LEUART is available in this part */
Zaitsev 10:41552d038a69 206 #define LEUART_COUNT 2 /**< 2 LEUARTs available */
Zaitsev 10:41552d038a69 207 #define LETIMER_PRESENT /**< LETIMER is available in this part */
Zaitsev 10:41552d038a69 208 #define LETIMER_COUNT 1 /**< 1 LETIMERs available */
Zaitsev 10:41552d038a69 209 #define PCNT_PRESENT /**< PCNT is available in this part */
Zaitsev 10:41552d038a69 210 #define PCNT_COUNT 3 /**< 3 PCNTs available */
Zaitsev 10:41552d038a69 211 #define I2C_PRESENT /**< I2C is available in this part */
Zaitsev 10:41552d038a69 212 #define I2C_COUNT 2 /**< 2 I2Cs available */
Zaitsev 10:41552d038a69 213 #define ADC_PRESENT /**< ADC is available in this part */
Zaitsev 10:41552d038a69 214 #define ADC_COUNT 1 /**< 1 ADCs available */
Zaitsev 10:41552d038a69 215 #define DAC_PRESENT /**< DAC is available in this part */
Zaitsev 10:41552d038a69 216 #define DAC_COUNT 1 /**< 1 DACs available */
Zaitsev 10:41552d038a69 217 #define DMA_PRESENT
Zaitsev 10:41552d038a69 218 #define DMA_COUNT 1
Zaitsev 10:41552d038a69 219 #define AES_PRESENT
Zaitsev 10:41552d038a69 220 #define AES_COUNT 1
Zaitsev 10:41552d038a69 221 #define LE_PRESENT
Zaitsev 10:41552d038a69 222 #define LE_COUNT 1
Zaitsev 10:41552d038a69 223 #define MSC_PRESENT
Zaitsev 10:41552d038a69 224 #define MSC_COUNT 1
Zaitsev 10:41552d038a69 225 #define EMU_PRESENT
Zaitsev 10:41552d038a69 226 #define EMU_COUNT 1
Zaitsev 10:41552d038a69 227 #define RMU_PRESENT
Zaitsev 10:41552d038a69 228 #define RMU_COUNT 1
Zaitsev 10:41552d038a69 229 #define CMU_PRESENT
Zaitsev 10:41552d038a69 230 #define CMU_COUNT 1
Zaitsev 10:41552d038a69 231 #define LESENSE_PRESENT
Zaitsev 10:41552d038a69 232 #define LESENSE_COUNT 1
Zaitsev 10:41552d038a69 233 #define EBI_PRESENT
Zaitsev 10:41552d038a69 234 #define EBI_COUNT 1
Zaitsev 10:41552d038a69 235 #define FPUEH_PRESENT
Zaitsev 10:41552d038a69 236 #define FPUEH_COUNT 1
Zaitsev 10:41552d038a69 237 #define RTC_PRESENT
Zaitsev 10:41552d038a69 238 #define RTC_COUNT 1
Zaitsev 10:41552d038a69 239 #define GPIO_PRESENT
Zaitsev 10:41552d038a69 240 #define GPIO_COUNT 1
Zaitsev 10:41552d038a69 241 #define VCMP_PRESENT
Zaitsev 10:41552d038a69 242 #define VCMP_COUNT 1
Zaitsev 10:41552d038a69 243 #define PRS_PRESENT
Zaitsev 10:41552d038a69 244 #define PRS_COUNT 1
Zaitsev 10:41552d038a69 245 #define OPAMP_PRESENT
Zaitsev 10:41552d038a69 246 #define OPAMP_COUNT 1
Zaitsev 10:41552d038a69 247 #define BU_PRESENT
Zaitsev 10:41552d038a69 248 #define BU_COUNT 1
Zaitsev 10:41552d038a69 249 #define BURTC_PRESENT
Zaitsev 10:41552d038a69 250 #define BURTC_COUNT 1
Zaitsev 10:41552d038a69 251 #define HFXTAL_PRESENT
Zaitsev 10:41552d038a69 252 #define HFXTAL_COUNT 1
Zaitsev 10:41552d038a69 253 #define LFXTAL_PRESENT
Zaitsev 10:41552d038a69 254 #define LFXTAL_COUNT 1
Zaitsev 10:41552d038a69 255 #define WDOG_PRESENT
Zaitsev 10:41552d038a69 256 #define WDOG_COUNT 1
Zaitsev 10:41552d038a69 257 #define DBG_PRESENT
Zaitsev 10:41552d038a69 258 #define DBG_COUNT 1
Zaitsev 10:41552d038a69 259 #define ETM_PRESENT
Zaitsev 10:41552d038a69 260 #define ETM_COUNT 1
Zaitsev 10:41552d038a69 261 #define BOOTLOADER_PRESENT
Zaitsev 10:41552d038a69 262 #define BOOTLOADER_COUNT 1
Zaitsev 10:41552d038a69 263 #define ANALOG_PRESENT
Zaitsev 10:41552d038a69 264 #define ANALOG_COUNT 1
Zaitsev 10:41552d038a69 265
Zaitsev 10:41552d038a69 266 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
Zaitsev 10:41552d038a69 267 #include "system_efm32wg.h" /* System Header */
Zaitsev 10:41552d038a69 268
Zaitsev 10:41552d038a69 269 /** @} End of group EFM32WG295F64_Part */
Zaitsev 10:41552d038a69 270
Zaitsev 10:41552d038a69 271 /**************************************************************************//**
Zaitsev 10:41552d038a69 272 * @defgroup EFM32WG295F64_Peripheral_TypeDefs EFM32WG295F64 Peripheral TypeDefs
Zaitsev 10:41552d038a69 273 * @{
Zaitsev 10:41552d038a69 274 * @brief Device Specific Peripheral Register Structures
Zaitsev 10:41552d038a69 275 *****************************************************************************/
Zaitsev 10:41552d038a69 276
Zaitsev 10:41552d038a69 277 #include "efm32wg_dma_ch.h"
Zaitsev 10:41552d038a69 278 #include "efm32wg_dma.h"
Zaitsev 10:41552d038a69 279 #include "efm32wg_aes.h"
Zaitsev 10:41552d038a69 280 #include "efm32wg_msc.h"
Zaitsev 10:41552d038a69 281 #include "efm32wg_emu.h"
Zaitsev 10:41552d038a69 282 #include "efm32wg_rmu.h"
Zaitsev 10:41552d038a69 283
Zaitsev 10:41552d038a69 284 /**************************************************************************//**
Zaitsev 10:41552d038a69 285 * @defgroup EFM32WG295F64_CMU EFM32WG295F64 CMU
Zaitsev 10:41552d038a69 286 * @{
Zaitsev 10:41552d038a69 287 * @brief EFM32WG295F64_CMU Register Declaration
Zaitsev 10:41552d038a69 288 *****************************************************************************/
Zaitsev 10:41552d038a69 289 typedef struct
Zaitsev 10:41552d038a69 290 {
Zaitsev 10:41552d038a69 291 __IOM uint32_t CTRL; /**< CMU Control Register */
Zaitsev 10:41552d038a69 292 __IOM uint32_t HFCORECLKDIV; /**< High Frequency Core Clock Division Register */
Zaitsev 10:41552d038a69 293 __IOM uint32_t HFPERCLKDIV; /**< High Frequency Peripheral Clock Division Register */
Zaitsev 10:41552d038a69 294 __IOM uint32_t HFRCOCTRL; /**< HFRCO Control Register */
Zaitsev 10:41552d038a69 295 __IOM uint32_t LFRCOCTRL; /**< LFRCO Control Register */
Zaitsev 10:41552d038a69 296 __IOM uint32_t AUXHFRCOCTRL; /**< AUXHFRCO Control Register */
Zaitsev 10:41552d038a69 297 __IOM uint32_t CALCTRL; /**< Calibration Control Register */
Zaitsev 10:41552d038a69 298 __IOM uint32_t CALCNT; /**< Calibration Counter Register */
Zaitsev 10:41552d038a69 299 __IOM uint32_t OSCENCMD; /**< Oscillator Enable/Disable Command Register */
Zaitsev 10:41552d038a69 300 __IOM uint32_t CMD; /**< Command Register */
Zaitsev 10:41552d038a69 301 __IOM uint32_t LFCLKSEL; /**< Low Frequency Clock Select Register */
Zaitsev 10:41552d038a69 302 __IM uint32_t STATUS; /**< Status Register */
Zaitsev 10:41552d038a69 303 __IM uint32_t IF; /**< Interrupt Flag Register */
Zaitsev 10:41552d038a69 304 __IOM uint32_t IFS; /**< Interrupt Flag Set Register */
Zaitsev 10:41552d038a69 305 __IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
Zaitsev 10:41552d038a69 306 __IOM uint32_t IEN; /**< Interrupt Enable Register */
Zaitsev 10:41552d038a69 307 __IOM uint32_t HFCORECLKEN0; /**< High Frequency Core Clock Enable Register 0 */
Zaitsev 10:41552d038a69 308 __IOM uint32_t HFPERCLKEN0; /**< High Frequency Peripheral Clock Enable Register 0 */
Zaitsev 10:41552d038a69 309 uint32_t RESERVED0[2]; /**< Reserved for future use **/
Zaitsev 10:41552d038a69 310 __IM uint32_t SYNCBUSY; /**< Synchronization Busy Register */
Zaitsev 10:41552d038a69 311 __IOM uint32_t FREEZE; /**< Freeze Register */
Zaitsev 10:41552d038a69 312 __IOM uint32_t LFACLKEN0; /**< Low Frequency A Clock Enable Register 0 (Async Reg) */
Zaitsev 10:41552d038a69 313 uint32_t RESERVED1[1]; /**< Reserved for future use **/
Zaitsev 10:41552d038a69 314 __IOM uint32_t LFBCLKEN0; /**< Low Frequency B Clock Enable Register 0 (Async Reg) */
Zaitsev 10:41552d038a69 315
Zaitsev 10:41552d038a69 316 uint32_t RESERVED2[1]; /**< Reserved for future use **/
Zaitsev 10:41552d038a69 317 __IOM uint32_t LFAPRESC0; /**< Low Frequency A Prescaler Register 0 (Async Reg) */
Zaitsev 10:41552d038a69 318 uint32_t RESERVED3[1]; /**< Reserved for future use **/
Zaitsev 10:41552d038a69 319 __IOM uint32_t LFBPRESC0; /**< Low Frequency B Prescaler Register 0 (Async Reg) */
Zaitsev 10:41552d038a69 320 uint32_t RESERVED4[1]; /**< Reserved for future use **/
Zaitsev 10:41552d038a69 321 __IOM uint32_t PCNTCTRL; /**< PCNT Control Register */
Zaitsev 10:41552d038a69 322
Zaitsev 10:41552d038a69 323 uint32_t RESERVED5[1]; /**< Reserved for future use **/
Zaitsev 10:41552d038a69 324 __IOM uint32_t ROUTE; /**< I/O Routing Register */
Zaitsev 10:41552d038a69 325 __IOM uint32_t LOCK; /**< Configuration Lock Register */
Zaitsev 10:41552d038a69 326 } CMU_TypeDef; /** @} */
Zaitsev 10:41552d038a69 327
Zaitsev 10:41552d038a69 328 #include "efm32wg_lesense_st.h"
Zaitsev 10:41552d038a69 329 #include "efm32wg_lesense_buf.h"
Zaitsev 10:41552d038a69 330 #include "efm32wg_lesense_ch.h"
Zaitsev 10:41552d038a69 331 #include "efm32wg_lesense.h"
Zaitsev 10:41552d038a69 332 #include "efm32wg_ebi.h"
Zaitsev 10:41552d038a69 333 #include "efm32wg_fpueh.h"
Zaitsev 10:41552d038a69 334 #include "efm32wg_usart.h"
Zaitsev 10:41552d038a69 335 #include "efm32wg_timer_cc.h"
Zaitsev 10:41552d038a69 336 #include "efm32wg_timer.h"
Zaitsev 10:41552d038a69 337 #include "efm32wg_acmp.h"
Zaitsev 10:41552d038a69 338 #include "efm32wg_leuart.h"
Zaitsev 10:41552d038a69 339 #include "efm32wg_rtc.h"
Zaitsev 10:41552d038a69 340 #include "efm32wg_letimer.h"
Zaitsev 10:41552d038a69 341 #include "efm32wg_pcnt.h"
Zaitsev 10:41552d038a69 342 #include "efm32wg_i2c.h"
Zaitsev 10:41552d038a69 343 #include "efm32wg_gpio_p.h"
Zaitsev 10:41552d038a69 344 #include "efm32wg_gpio.h"
Zaitsev 10:41552d038a69 345 #include "efm32wg_vcmp.h"
Zaitsev 10:41552d038a69 346 #include "efm32wg_prs_ch.h"
Zaitsev 10:41552d038a69 347
Zaitsev 10:41552d038a69 348 /**************************************************************************//**
Zaitsev 10:41552d038a69 349 * @defgroup EFM32WG295F64_PRS EFM32WG295F64 PRS
Zaitsev 10:41552d038a69 350 * @{
Zaitsev 10:41552d038a69 351 * @brief EFM32WG295F64_PRS Register Declaration
Zaitsev 10:41552d038a69 352 *****************************************************************************/
Zaitsev 10:41552d038a69 353 typedef struct
Zaitsev 10:41552d038a69 354 {
Zaitsev 10:41552d038a69 355 __IOM uint32_t SWPULSE; /**< Software Pulse Register */
Zaitsev 10:41552d038a69 356 __IOM uint32_t SWLEVEL; /**< Software Level Register */
Zaitsev 10:41552d038a69 357 __IOM uint32_t ROUTE; /**< I/O Routing Register */
Zaitsev 10:41552d038a69 358
Zaitsev 10:41552d038a69 359 uint32_t RESERVED0[1]; /**< Reserved registers */
Zaitsev 10:41552d038a69 360 PRS_CH_TypeDef CH[12]; /**< Channel registers */
Zaitsev 10:41552d038a69 361 } PRS_TypeDef; /** @} */
Zaitsev 10:41552d038a69 362
Zaitsev 10:41552d038a69 363 #include "efm32wg_adc.h"
Zaitsev 10:41552d038a69 364 #include "efm32wg_dac.h"
Zaitsev 10:41552d038a69 365 #include "efm32wg_burtc_ret.h"
Zaitsev 10:41552d038a69 366 #include "efm32wg_burtc.h"
Zaitsev 10:41552d038a69 367 #include "efm32wg_wdog.h"
Zaitsev 10:41552d038a69 368 #include "efm32wg_etm.h"
Zaitsev 10:41552d038a69 369 #include "efm32wg_dma_descriptor.h"
Zaitsev 10:41552d038a69 370 #include "efm32wg_devinfo.h"
Zaitsev 10:41552d038a69 371 #include "efm32wg_romtable.h"
Zaitsev 10:41552d038a69 372 #include "efm32wg_calibrate.h"
Zaitsev 10:41552d038a69 373
Zaitsev 10:41552d038a69 374 /** @} End of group EFM32WG295F64_Peripheral_TypeDefs */
Zaitsev 10:41552d038a69 375
Zaitsev 10:41552d038a69 376 /**************************************************************************//**
Zaitsev 10:41552d038a69 377 * @defgroup EFM32WG295F64_Peripheral_Base EFM32WG295F64 Peripheral Memory Map
Zaitsev 10:41552d038a69 378 * @{
Zaitsev 10:41552d038a69 379 *****************************************************************************/
Zaitsev 10:41552d038a69 380
Zaitsev 10:41552d038a69 381 #define DMA_BASE (0x400C2000UL) /**< DMA base address */
Zaitsev 10:41552d038a69 382 #define AES_BASE (0x400E0000UL) /**< AES base address */
Zaitsev 10:41552d038a69 383 #define MSC_BASE (0x400C0000UL) /**< MSC base address */
Zaitsev 10:41552d038a69 384 #define EMU_BASE (0x400C6000UL) /**< EMU base address */
Zaitsev 10:41552d038a69 385 #define RMU_BASE (0x400CA000UL) /**< RMU base address */
Zaitsev 10:41552d038a69 386 #define CMU_BASE (0x400C8000UL) /**< CMU base address */
Zaitsev 10:41552d038a69 387 #define LESENSE_BASE (0x4008C000UL) /**< LESENSE base address */
Zaitsev 10:41552d038a69 388 #define EBI_BASE (0x40008000UL) /**< EBI base address */
Zaitsev 10:41552d038a69 389 #define FPUEH_BASE (0x400C1C00UL) /**< FPUEH base address */
Zaitsev 10:41552d038a69 390 #define USART0_BASE (0x4000C000UL) /**< USART0 base address */
Zaitsev 10:41552d038a69 391 #define USART1_BASE (0x4000C400UL) /**< USART1 base address */
Zaitsev 10:41552d038a69 392 #define USART2_BASE (0x4000C800UL) /**< USART2 base address */
Zaitsev 10:41552d038a69 393 #define UART0_BASE (0x4000E000UL) /**< UART0 base address */
Zaitsev 10:41552d038a69 394 #define UART1_BASE (0x4000E400UL) /**< UART1 base address */
Zaitsev 10:41552d038a69 395 #define TIMER0_BASE (0x40010000UL) /**< TIMER0 base address */
Zaitsev 10:41552d038a69 396 #define TIMER1_BASE (0x40010400UL) /**< TIMER1 base address */
Zaitsev 10:41552d038a69 397 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */
Zaitsev 10:41552d038a69 398 #define TIMER3_BASE (0x40010C00UL) /**< TIMER3 base address */
Zaitsev 10:41552d038a69 399 #define ACMP0_BASE (0x40001000UL) /**< ACMP0 base address */
Zaitsev 10:41552d038a69 400 #define ACMP1_BASE (0x40001400UL) /**< ACMP1 base address */
Zaitsev 10:41552d038a69 401 #define LEUART0_BASE (0x40084000UL) /**< LEUART0 base address */
Zaitsev 10:41552d038a69 402 #define LEUART1_BASE (0x40084400UL) /**< LEUART1 base address */
Zaitsev 10:41552d038a69 403 #define RTC_BASE (0x40080000UL) /**< RTC base address */
Zaitsev 10:41552d038a69 404 #define LETIMER0_BASE (0x40082000UL) /**< LETIMER0 base address */
Zaitsev 10:41552d038a69 405 #define PCNT0_BASE (0x40086000UL) /**< PCNT0 base address */
Zaitsev 10:41552d038a69 406 #define PCNT1_BASE (0x40086400UL) /**< PCNT1 base address */
Zaitsev 10:41552d038a69 407 #define PCNT2_BASE (0x40086800UL) /**< PCNT2 base address */
Zaitsev 10:41552d038a69 408 #define I2C0_BASE (0x4000A000UL) /**< I2C0 base address */
Zaitsev 10:41552d038a69 409 #define I2C1_BASE (0x4000A400UL) /**< I2C1 base address */
Zaitsev 10:41552d038a69 410 #define GPIO_BASE (0x40006000UL) /**< GPIO base address */
Zaitsev 10:41552d038a69 411 #define VCMP_BASE (0x40000000UL) /**< VCMP base address */
Zaitsev 10:41552d038a69 412 #define PRS_BASE (0x400CC000UL) /**< PRS base address */
Zaitsev 10:41552d038a69 413 #define ADC0_BASE (0x40002000UL) /**< ADC0 base address */
Zaitsev 10:41552d038a69 414 #define DAC0_BASE (0x40004000UL) /**< DAC0 base address */
Zaitsev 10:41552d038a69 415 #define BURTC_BASE (0x40081000UL) /**< BURTC base address */
Zaitsev 10:41552d038a69 416 #define WDOG_BASE (0x40088000UL) /**< WDOG base address */
Zaitsev 10:41552d038a69 417 #define ETM_BASE (0xE0041000UL) /**< ETM base address */
Zaitsev 10:41552d038a69 418 #define CALIBRATE_BASE (0x0FE08000UL) /**< CALIBRATE base address */
Zaitsev 10:41552d038a69 419 #define DEVINFO_BASE (0x0FE081B0UL) /**< DEVINFO base address */
Zaitsev 10:41552d038a69 420 #define ROMTABLE_BASE (0xE00FFFD0UL) /**< ROMTABLE base address */
Zaitsev 10:41552d038a69 421 #define LOCKBITS_BASE (0x0FE04000UL) /**< Lock-bits page base address */
Zaitsev 10:41552d038a69 422 #define USERDATA_BASE (0x0FE00000UL) /**< User data page base address */
Zaitsev 10:41552d038a69 423
Zaitsev 10:41552d038a69 424 /** @} End of group EFM32WG295F64_Peripheral_Base */
Zaitsev 10:41552d038a69 425
Zaitsev 10:41552d038a69 426 /**************************************************************************//**
Zaitsev 10:41552d038a69 427 * @defgroup EFM32WG295F64_Peripheral_Declaration EFM32WG295F64 Peripheral Declarations
Zaitsev 10:41552d038a69 428 * @{
Zaitsev 10:41552d038a69 429 *****************************************************************************/
Zaitsev 10:41552d038a69 430
Zaitsev 10:41552d038a69 431 #define DMA ((DMA_TypeDef *) DMA_BASE) /**< DMA base pointer */
Zaitsev 10:41552d038a69 432 #define AES ((AES_TypeDef *) AES_BASE) /**< AES base pointer */
Zaitsev 10:41552d038a69 433 #define MSC ((MSC_TypeDef *) MSC_BASE) /**< MSC base pointer */
Zaitsev 10:41552d038a69 434 #define EMU ((EMU_TypeDef *) EMU_BASE) /**< EMU base pointer */
Zaitsev 10:41552d038a69 435 #define RMU ((RMU_TypeDef *) RMU_BASE) /**< RMU base pointer */
Zaitsev 10:41552d038a69 436 #define CMU ((CMU_TypeDef *) CMU_BASE) /**< CMU base pointer */
Zaitsev 10:41552d038a69 437 #define LESENSE ((LESENSE_TypeDef *) LESENSE_BASE) /**< LESENSE base pointer */
Zaitsev 10:41552d038a69 438 #define EBI ((EBI_TypeDef *) EBI_BASE) /**< EBI base pointer */
Zaitsev 10:41552d038a69 439 #define FPUEH ((FPUEH_TypeDef *) FPUEH_BASE) /**< FPUEH base pointer */
Zaitsev 10:41552d038a69 440 #define USART0 ((USART_TypeDef *) USART0_BASE) /**< USART0 base pointer */
Zaitsev 10:41552d038a69 441 #define USART1 ((USART_TypeDef *) USART1_BASE) /**< USART1 base pointer */
Zaitsev 10:41552d038a69 442 #define USART2 ((USART_TypeDef *) USART2_BASE) /**< USART2 base pointer */
Zaitsev 10:41552d038a69 443 #define UART0 ((USART_TypeDef *) UART0_BASE) /**< UART0 base pointer */
Zaitsev 10:41552d038a69 444 #define UART1 ((USART_TypeDef *) UART1_BASE) /**< UART1 base pointer */
Zaitsev 10:41552d038a69 445 #define TIMER0 ((TIMER_TypeDef *) TIMER0_BASE) /**< TIMER0 base pointer */
Zaitsev 10:41552d038a69 446 #define TIMER1 ((TIMER_TypeDef *) TIMER1_BASE) /**< TIMER1 base pointer */
Zaitsev 10:41552d038a69 447 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Zaitsev 10:41552d038a69 448 #define TIMER3 ((TIMER_TypeDef *) TIMER3_BASE) /**< TIMER3 base pointer */
Zaitsev 10:41552d038a69 449 #define ACMP0 ((ACMP_TypeDef *) ACMP0_BASE) /**< ACMP0 base pointer */
Zaitsev 10:41552d038a69 450 #define ACMP1 ((ACMP_TypeDef *) ACMP1_BASE) /**< ACMP1 base pointer */
Zaitsev 10:41552d038a69 451 #define LEUART0 ((LEUART_TypeDef *) LEUART0_BASE) /**< LEUART0 base pointer */
Zaitsev 10:41552d038a69 452 #define LEUART1 ((LEUART_TypeDef *) LEUART1_BASE) /**< LEUART1 base pointer */
Zaitsev 10:41552d038a69 453 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */
Zaitsev 10:41552d038a69 454 #define LETIMER0 ((LETIMER_TypeDef *) LETIMER0_BASE) /**< LETIMER0 base pointer */
Zaitsev 10:41552d038a69 455 #define PCNT0 ((PCNT_TypeDef *) PCNT0_BASE) /**< PCNT0 base pointer */
Zaitsev 10:41552d038a69 456 #define PCNT1 ((PCNT_TypeDef *) PCNT1_BASE) /**< PCNT1 base pointer */
Zaitsev 10:41552d038a69 457 #define PCNT2 ((PCNT_TypeDef *) PCNT2_BASE) /**< PCNT2 base pointer */
Zaitsev 10:41552d038a69 458 #define I2C0 ((I2C_TypeDef *) I2C0_BASE) /**< I2C0 base pointer */
Zaitsev 10:41552d038a69 459 #define I2C1 ((I2C_TypeDef *) I2C1_BASE) /**< I2C1 base pointer */
Zaitsev 10:41552d038a69 460 #define GPIO ((GPIO_TypeDef *) GPIO_BASE) /**< GPIO base pointer */
Zaitsev 10:41552d038a69 461 #define VCMP ((VCMP_TypeDef *) VCMP_BASE) /**< VCMP base pointer */
Zaitsev 10:41552d038a69 462 #define PRS ((PRS_TypeDef *) PRS_BASE) /**< PRS base pointer */
Zaitsev 10:41552d038a69 463 #define ADC0 ((ADC_TypeDef *) ADC0_BASE) /**< ADC0 base pointer */
Zaitsev 10:41552d038a69 464 #define DAC0 ((DAC_TypeDef *) DAC0_BASE) /**< DAC0 base pointer */
Zaitsev 10:41552d038a69 465 #define BURTC ((BURTC_TypeDef *) BURTC_BASE) /**< BURTC base pointer */
Zaitsev 10:41552d038a69 466 #define WDOG ((WDOG_TypeDef *) WDOG_BASE) /**< WDOG base pointer */
Zaitsev 10:41552d038a69 467 #define ETM ((ETM_TypeDef *) ETM_BASE) /**< ETM base pointer */
Zaitsev 10:41552d038a69 468 #define CALIBRATE ((CALIBRATE_TypeDef *) CALIBRATE_BASE) /**< CALIBRATE base pointer */
Zaitsev 10:41552d038a69 469 #define DEVINFO ((DEVINFO_TypeDef *) DEVINFO_BASE) /**< DEVINFO base pointer */
Zaitsev 10:41552d038a69 470 #define ROMTABLE ((ROMTABLE_TypeDef *) ROMTABLE_BASE) /**< ROMTABLE base pointer */
Zaitsev 10:41552d038a69 471
Zaitsev 10:41552d038a69 472 /** @} End of group EFM32WG295F64_Peripheral_Declaration */
Zaitsev 10:41552d038a69 473
Zaitsev 10:41552d038a69 474 /**************************************************************************//**
Zaitsev 10:41552d038a69 475 * @defgroup EFM32WG295F64_BitFields EFM32WG295F64 Bit Fields
Zaitsev 10:41552d038a69 476 * @{
Zaitsev 10:41552d038a69 477 *****************************************************************************/
Zaitsev 10:41552d038a69 478
Zaitsev 10:41552d038a69 479 /**************************************************************************//**
Zaitsev 10:41552d038a69 480 * @addtogroup EFM32WG295F64_PRS_Signals
Zaitsev 10:41552d038a69 481 * @{
Zaitsev 10:41552d038a69 482 * @brief PRS Signal names
Zaitsev 10:41552d038a69 483 *****************************************************************************/
Zaitsev 10:41552d038a69 484 #define PRS_VCMP_OUT ((1 << 16) + 0) /**< PRS Voltage comparator output */
Zaitsev 10:41552d038a69 485 #define PRS_ACMP0_OUT ((2 << 16) + 0) /**< PRS Analog comparator output */
Zaitsev 10:41552d038a69 486 #define PRS_ACMP1_OUT ((3 << 16) + 0) /**< PRS Analog comparator output */
Zaitsev 10:41552d038a69 487 #define PRS_DAC0_CH0 ((6 << 16) + 0) /**< PRS DAC ch0 conversion done */
Zaitsev 10:41552d038a69 488 #define PRS_DAC0_CH1 ((6 << 16) + 1) /**< PRS DAC ch1 conversion done */
Zaitsev 10:41552d038a69 489 #define PRS_ADC0_SINGLE ((8 << 16) + 0) /**< PRS ADC single conversion done */
Zaitsev 10:41552d038a69 490 #define PRS_ADC0_SCAN ((8 << 16) + 1) /**< PRS ADC scan conversion done */
Zaitsev 10:41552d038a69 491 #define PRS_USART0_IRTX ((16 << 16) + 0) /**< PRS USART 0 IRDA out */
Zaitsev 10:41552d038a69 492 #define PRS_USART0_TXC ((16 << 16) + 1) /**< PRS USART 0 TX complete */
Zaitsev 10:41552d038a69 493 #define PRS_USART0_RXDATAV ((16 << 16) + 2) /**< PRS USART 0 RX Data Valid */
Zaitsev 10:41552d038a69 494 #define PRS_USART1_TXC ((17 << 16) + 1) /**< PRS USART 1 TX complete */
Zaitsev 10:41552d038a69 495 #define PRS_USART1_RXDATAV ((17 << 16) + 2) /**< PRS USART 1 RX Data Valid */
Zaitsev 10:41552d038a69 496 #define PRS_USART2_TXC ((18 << 16) + 1) /**< PRS USART 2 TX complete */
Zaitsev 10:41552d038a69 497 #define PRS_USART2_RXDATAV ((18 << 16) + 2) /**< PRS USART 2 RX Data Valid */
Zaitsev 10:41552d038a69 498 #define PRS_TIMER0_UF ((28 << 16) + 0) /**< PRS Timer 0 Underflow */
Zaitsev 10:41552d038a69 499 #define PRS_TIMER0_OF ((28 << 16) + 1) /**< PRS Timer 0 Overflow */
Zaitsev 10:41552d038a69 500 #define PRS_TIMER0_CC0 ((28 << 16) + 2) /**< PRS Timer 0 Compare/Capture 0 */
Zaitsev 10:41552d038a69 501 #define PRS_TIMER0_CC1 ((28 << 16) + 3) /**< PRS Timer 0 Compare/Capture 1 */
Zaitsev 10:41552d038a69 502 #define PRS_TIMER0_CC2 ((28 << 16) + 4) /**< PRS Timer 0 Compare/Capture 2 */
Zaitsev 10:41552d038a69 503 #define PRS_TIMER1_UF ((29 << 16) + 0) /**< PRS Timer 1 Underflow */
Zaitsev 10:41552d038a69 504 #define PRS_TIMER1_OF ((29 << 16) + 1) /**< PRS Timer 1 Overflow */
Zaitsev 10:41552d038a69 505 #define PRS_TIMER1_CC0 ((29 << 16) + 2) /**< PRS Timer 1 Compare/Capture 0 */
Zaitsev 10:41552d038a69 506 #define PRS_TIMER1_CC1 ((29 << 16) + 3) /**< PRS Timer 1 Compare/Capture 1 */
Zaitsev 10:41552d038a69 507 #define PRS_TIMER1_CC2 ((29 << 16) + 4) /**< PRS Timer 1 Compare/Capture 2 */
Zaitsev 10:41552d038a69 508 #define PRS_TIMER2_UF ((30 << 16) + 0) /**< PRS Timer 2 Underflow */
Zaitsev 10:41552d038a69 509 #define PRS_TIMER2_OF ((30 << 16) + 1) /**< PRS Timer 2 Overflow */
Zaitsev 10:41552d038a69 510 #define PRS_TIMER2_CC0 ((30 << 16) + 2) /**< PRS Timer 2 Compare/Capture 0 */
Zaitsev 10:41552d038a69 511 #define PRS_TIMER2_CC1 ((30 << 16) + 3) /**< PRS Timer 2 Compare/Capture 1 */
Zaitsev 10:41552d038a69 512 #define PRS_TIMER2_CC2 ((30 << 16) + 4) /**< PRS Timer 2 Compare/Capture 2 */
Zaitsev 10:41552d038a69 513 #define PRS_TIMER3_UF ((31 << 16) + 0) /**< PRS Timer 3 Underflow */
Zaitsev 10:41552d038a69 514 #define PRS_TIMER3_OF ((31 << 16) + 1) /**< PRS Timer 3 Overflow */
Zaitsev 10:41552d038a69 515 #define PRS_TIMER3_CC0 ((31 << 16) + 2) /**< PRS Timer 3 Compare/Capture 0 */
Zaitsev 10:41552d038a69 516 #define PRS_TIMER3_CC1 ((31 << 16) + 3) /**< PRS Timer 3 Compare/Capture 1 */
Zaitsev 10:41552d038a69 517 #define PRS_TIMER3_CC2 ((31 << 16) + 4) /**< PRS Timer 3 Compare/Capture 2 */
Zaitsev 10:41552d038a69 518 #define PRS_RTC_OF ((40 << 16) + 0) /**< PRS RTC Overflow */
Zaitsev 10:41552d038a69 519 #define PRS_RTC_COMP0 ((40 << 16) + 1) /**< PRS RTC Compare 0 */
Zaitsev 10:41552d038a69 520 #define PRS_RTC_COMP1 ((40 << 16) + 2) /**< PRS RTC Compare 1 */
Zaitsev 10:41552d038a69 521 #define PRS_UART0_TXC ((41 << 16) + 1) /**< PRS USART 0 TX complete */
Zaitsev 10:41552d038a69 522 #define PRS_UART0_RXDATAV ((41 << 16) + 2) /**< PRS USART 0 RX Data Valid */
Zaitsev 10:41552d038a69 523 #define PRS_UART1_TXC ((42 << 16) + 1) /**< PRS USART 0 TX complete */
Zaitsev 10:41552d038a69 524 #define PRS_UART1_RXDATAV ((42 << 16) + 2) /**< PRS USART 0 RX Data Valid */
Zaitsev 10:41552d038a69 525 #define PRS_GPIO_PIN0 ((48 << 16) + 0) /**< PRS GPIO pin 0 */
Zaitsev 10:41552d038a69 526 #define PRS_GPIO_PIN1 ((48 << 16) + 1) /**< PRS GPIO pin 1 */
Zaitsev 10:41552d038a69 527 #define PRS_GPIO_PIN2 ((48 << 16) + 2) /**< PRS GPIO pin 2 */
Zaitsev 10:41552d038a69 528 #define PRS_GPIO_PIN3 ((48 << 16) + 3) /**< PRS GPIO pin 3 */
Zaitsev 10:41552d038a69 529 #define PRS_GPIO_PIN4 ((48 << 16) + 4) /**< PRS GPIO pin 4 */
Zaitsev 10:41552d038a69 530 #define PRS_GPIO_PIN5 ((48 << 16) + 5) /**< PRS GPIO pin 5 */
Zaitsev 10:41552d038a69 531 #define PRS_GPIO_PIN6 ((48 << 16) + 6) /**< PRS GPIO pin 6 */
Zaitsev 10:41552d038a69 532 #define PRS_GPIO_PIN7 ((48 << 16) + 7) /**< PRS GPIO pin 7 */
Zaitsev 10:41552d038a69 533 #define PRS_GPIO_PIN8 ((49 << 16) + 0) /**< PRS GPIO pin 8 */
Zaitsev 10:41552d038a69 534 #define PRS_GPIO_PIN9 ((49 << 16) + 1) /**< PRS GPIO pin 9 */
Zaitsev 10:41552d038a69 535 #define PRS_GPIO_PIN10 ((49 << 16) + 2) /**< PRS GPIO pin 10 */
Zaitsev 10:41552d038a69 536 #define PRS_GPIO_PIN11 ((49 << 16) + 3) /**< PRS GPIO pin 11 */
Zaitsev 10:41552d038a69 537 #define PRS_GPIO_PIN12 ((49 << 16) + 4) /**< PRS GPIO pin 12 */
Zaitsev 10:41552d038a69 538 #define PRS_GPIO_PIN13 ((49 << 16) + 5) /**< PRS GPIO pin 13 */
Zaitsev 10:41552d038a69 539 #define PRS_GPIO_PIN14 ((49 << 16) + 6) /**< PRS GPIO pin 14 */
Zaitsev 10:41552d038a69 540 #define PRS_GPIO_PIN15 ((49 << 16) + 7) /**< PRS GPIO pin 15 */
Zaitsev 10:41552d038a69 541 #define PRS_LETIMER0_CH0 ((52 << 16) + 0) /**< PRS LETIMER CH0 Out */
Zaitsev 10:41552d038a69 542 #define PRS_LETIMER0_CH1 ((52 << 16) + 1) /**< PRS LETIMER CH1 Out */
Zaitsev 10:41552d038a69 543 #define PRS_BURTC_OF ((55 << 16) + 0) /**< PRS BURTC Overflow */
Zaitsev 10:41552d038a69 544 #define PRS_BURTC_COMP0 ((55 << 16) + 1) /**< PRS BURTC Compare 0 */
Zaitsev 10:41552d038a69 545 #define PRS_LESENSE_SCANRES0 ((57 << 16) + 0) /**< PRS LESENSE SCANRES register, bit 0 */
Zaitsev 10:41552d038a69 546 #define PRS_LESENSE_SCANRES1 ((57 << 16) + 1) /**< PRS LESENSE SCANRES register, bit 1 */
Zaitsev 10:41552d038a69 547 #define PRS_LESENSE_SCANRES2 ((57 << 16) + 2) /**< PRS LESENSE SCANRES register, bit 2 */
Zaitsev 10:41552d038a69 548 #define PRS_LESENSE_SCANRES3 ((57 << 16) + 3) /**< PRS LESENSE SCANRES register, bit 3 */
Zaitsev 10:41552d038a69 549 #define PRS_LESENSE_SCANRES4 ((57 << 16) + 4) /**< PRS LESENSE SCANRES register, bit 4 */
Zaitsev 10:41552d038a69 550 #define PRS_LESENSE_SCANRES5 ((57 << 16) + 5) /**< PRS LESENSE SCANRES register, bit 5 */
Zaitsev 10:41552d038a69 551 #define PRS_LESENSE_SCANRES6 ((57 << 16) + 6) /**< PRS LESENSE SCANRES register, bit 6 */
Zaitsev 10:41552d038a69 552 #define PRS_LESENSE_SCANRES7 ((57 << 16) + 7) /**< PRS LESENSE SCANRES register, bit 7 */
Zaitsev 10:41552d038a69 553 #define PRS_LESENSE_SCANRES8 ((58 << 16) + 0) /**< PRS LESENSE SCANRES register, bit 8 */
Zaitsev 10:41552d038a69 554 #define PRS_LESENSE_SCANRES9 ((58 << 16) + 1) /**< PRS LESENSE SCANRES register, bit 9 */
Zaitsev 10:41552d038a69 555 #define PRS_LESENSE_SCANRES10 ((58 << 16) + 2) /**< PRS LESENSE SCANRES register, bit 10 */
Zaitsev 10:41552d038a69 556 #define PRS_LESENSE_SCANRES11 ((58 << 16) + 3) /**< PRS LESENSE SCANRES register, bit 11 */
Zaitsev 10:41552d038a69 557 #define PRS_LESENSE_SCANRES12 ((58 << 16) + 4) /**< PRS LESENSE SCANRES register, bit 12 */
Zaitsev 10:41552d038a69 558 #define PRS_LESENSE_SCANRES13 ((58 << 16) + 5) /**< PRS LESENSE SCANRES register, bit 13 */
Zaitsev 10:41552d038a69 559 #define PRS_LESENSE_SCANRES14 ((58 << 16) + 6) /**< PRS LESENSE SCANRES register, bit 14 */
Zaitsev 10:41552d038a69 560 #define PRS_LESENSE_SCANRES15 ((58 << 16) + 7) /**< PRS LESENSE SCANRES register, bit 15 */
Zaitsev 10:41552d038a69 561 #define PRS_LESENSE_DEC0 ((59 << 16) + 0) /**< PRS LESENSE Decoder PRS out 0 */
Zaitsev 10:41552d038a69 562 #define PRS_LESENSE_DEC1 ((59 << 16) + 1) /**< PRS LESENSE Decoder PRS out 1 */
Zaitsev 10:41552d038a69 563 #define PRS_LESENSE_DEC2 ((59 << 16) + 2) /**< PRS LESENSE Decoder PRS out 2 */
Zaitsev 10:41552d038a69 564
Zaitsev 10:41552d038a69 565 /** @} End of group EFM32WG295F64_PRS */
Zaitsev 10:41552d038a69 566
Zaitsev 10:41552d038a69 567 #include "efm32wg_dmareq.h"
Zaitsev 10:41552d038a69 568 #include "efm32wg_dmactrl.h"
Zaitsev 10:41552d038a69 569 #include "efm32wg_uart.h"
Zaitsev 10:41552d038a69 570
Zaitsev 10:41552d038a69 571 /**************************************************************************//**
Zaitsev 10:41552d038a69 572 * @defgroup EFM32WG295F64_CMU_BitFields EFM32WG295F64_CMU Bit Fields
Zaitsev 10:41552d038a69 573 * @{
Zaitsev 10:41552d038a69 574 *****************************************************************************/
Zaitsev 10:41552d038a69 575
Zaitsev 10:41552d038a69 576 /* Bit fields for CMU CTRL */
Zaitsev 10:41552d038a69 577 #define _CMU_CTRL_RESETVALUE 0x000C262CUL /**< Default value for CMU_CTRL */
Zaitsev 10:41552d038a69 578 #define _CMU_CTRL_MASK 0x57FFFEEFUL /**< Mask for CMU_CTRL */
Zaitsev 10:41552d038a69 579 #define _CMU_CTRL_HFXOMODE_SHIFT 0 /**< Shift value for CMU_HFXOMODE */
Zaitsev 10:41552d038a69 580 #define _CMU_CTRL_HFXOMODE_MASK 0x3UL /**< Bit mask for CMU_HFXOMODE */
Zaitsev 10:41552d038a69 581 #define _CMU_CTRL_HFXOMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 582 #define _CMU_CTRL_HFXOMODE_XTAL 0x00000000UL /**< Mode XTAL for CMU_CTRL */
Zaitsev 10:41552d038a69 583 #define _CMU_CTRL_HFXOMODE_BUFEXTCLK 0x00000001UL /**< Mode BUFEXTCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 584 #define _CMU_CTRL_HFXOMODE_DIGEXTCLK 0x00000002UL /**< Mode DIGEXTCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 585 #define CMU_CTRL_HFXOMODE_DEFAULT (_CMU_CTRL_HFXOMODE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 586 #define CMU_CTRL_HFXOMODE_XTAL (_CMU_CTRL_HFXOMODE_XTAL << 0) /**< Shifted mode XTAL for CMU_CTRL */
Zaitsev 10:41552d038a69 587 #define CMU_CTRL_HFXOMODE_BUFEXTCLK (_CMU_CTRL_HFXOMODE_BUFEXTCLK << 0) /**< Shifted mode BUFEXTCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 588 #define CMU_CTRL_HFXOMODE_DIGEXTCLK (_CMU_CTRL_HFXOMODE_DIGEXTCLK << 0) /**< Shifted mode DIGEXTCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 589 #define _CMU_CTRL_HFXOBOOST_SHIFT 2 /**< Shift value for CMU_HFXOBOOST */
Zaitsev 10:41552d038a69 590 #define _CMU_CTRL_HFXOBOOST_MASK 0xCUL /**< Bit mask for CMU_HFXOBOOST */
Zaitsev 10:41552d038a69 591 #define _CMU_CTRL_HFXOBOOST_50PCENT 0x00000000UL /**< Mode 50PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 592 #define _CMU_CTRL_HFXOBOOST_70PCENT 0x00000001UL /**< Mode 70PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 593 #define _CMU_CTRL_HFXOBOOST_80PCENT 0x00000002UL /**< Mode 80PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 594 #define _CMU_CTRL_HFXOBOOST_DEFAULT 0x00000003UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 595 #define _CMU_CTRL_HFXOBOOST_100PCENT 0x00000003UL /**< Mode 100PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 596 #define CMU_CTRL_HFXOBOOST_50PCENT (_CMU_CTRL_HFXOBOOST_50PCENT << 2) /**< Shifted mode 50PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 597 #define CMU_CTRL_HFXOBOOST_70PCENT (_CMU_CTRL_HFXOBOOST_70PCENT << 2) /**< Shifted mode 70PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 598 #define CMU_CTRL_HFXOBOOST_80PCENT (_CMU_CTRL_HFXOBOOST_80PCENT << 2) /**< Shifted mode 80PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 599 #define CMU_CTRL_HFXOBOOST_DEFAULT (_CMU_CTRL_HFXOBOOST_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 600 #define CMU_CTRL_HFXOBOOST_100PCENT (_CMU_CTRL_HFXOBOOST_100PCENT << 2) /**< Shifted mode 100PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 601 #define _CMU_CTRL_HFXOBUFCUR_SHIFT 5 /**< Shift value for CMU_HFXOBUFCUR */
Zaitsev 10:41552d038a69 602 #define _CMU_CTRL_HFXOBUFCUR_MASK 0x60UL /**< Bit mask for CMU_HFXOBUFCUR */
Zaitsev 10:41552d038a69 603 #define _CMU_CTRL_HFXOBUFCUR_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 604 #define _CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ 0x00000001UL /**< Mode BOOSTUPTO32MHZ for CMU_CTRL */
Zaitsev 10:41552d038a69 605 #define _CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ 0x00000003UL /**< Mode BOOSTABOVE32MHZ for CMU_CTRL */
Zaitsev 10:41552d038a69 606 #define CMU_CTRL_HFXOBUFCUR_DEFAULT (_CMU_CTRL_HFXOBUFCUR_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 607 #define CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ (_CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ << 5) /**< Shifted mode BOOSTUPTO32MHZ for CMU_CTRL */
Zaitsev 10:41552d038a69 608 #define CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ (_CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ << 5) /**< Shifted mode BOOSTABOVE32MHZ for CMU_CTRL */
Zaitsev 10:41552d038a69 609 #define CMU_CTRL_HFXOGLITCHDETEN (0x1UL << 7) /**< HFXO Glitch Detector Enable */
Zaitsev 10:41552d038a69 610 #define _CMU_CTRL_HFXOGLITCHDETEN_SHIFT 7 /**< Shift value for CMU_HFXOGLITCHDETEN */
Zaitsev 10:41552d038a69 611 #define _CMU_CTRL_HFXOGLITCHDETEN_MASK 0x80UL /**< Bit mask for CMU_HFXOGLITCHDETEN */
Zaitsev 10:41552d038a69 612 #define _CMU_CTRL_HFXOGLITCHDETEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 613 #define CMU_CTRL_HFXOGLITCHDETEN_DEFAULT (_CMU_CTRL_HFXOGLITCHDETEN_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 614 #define _CMU_CTRL_HFXOTIMEOUT_SHIFT 9 /**< Shift value for CMU_HFXOTIMEOUT */
Zaitsev 10:41552d038a69 615 #define _CMU_CTRL_HFXOTIMEOUT_MASK 0x600UL /**< Bit mask for CMU_HFXOTIMEOUT */
Zaitsev 10:41552d038a69 616 #define _CMU_CTRL_HFXOTIMEOUT_8CYCLES 0x00000000UL /**< Mode 8CYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 617 #define _CMU_CTRL_HFXOTIMEOUT_256CYCLES 0x00000001UL /**< Mode 256CYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 618 #define _CMU_CTRL_HFXOTIMEOUT_1KCYCLES 0x00000002UL /**< Mode 1KCYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 619 #define _CMU_CTRL_HFXOTIMEOUT_DEFAULT 0x00000003UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 620 #define _CMU_CTRL_HFXOTIMEOUT_16KCYCLES 0x00000003UL /**< Mode 16KCYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 621 #define CMU_CTRL_HFXOTIMEOUT_8CYCLES (_CMU_CTRL_HFXOTIMEOUT_8CYCLES << 9) /**< Shifted mode 8CYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 622 #define CMU_CTRL_HFXOTIMEOUT_256CYCLES (_CMU_CTRL_HFXOTIMEOUT_256CYCLES << 9) /**< Shifted mode 256CYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 623 #define CMU_CTRL_HFXOTIMEOUT_1KCYCLES (_CMU_CTRL_HFXOTIMEOUT_1KCYCLES << 9) /**< Shifted mode 1KCYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 624 #define CMU_CTRL_HFXOTIMEOUT_DEFAULT (_CMU_CTRL_HFXOTIMEOUT_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 625 #define CMU_CTRL_HFXOTIMEOUT_16KCYCLES (_CMU_CTRL_HFXOTIMEOUT_16KCYCLES << 9) /**< Shifted mode 16KCYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 626 #define _CMU_CTRL_LFXOMODE_SHIFT 11 /**< Shift value for CMU_LFXOMODE */
Zaitsev 10:41552d038a69 627 #define _CMU_CTRL_LFXOMODE_MASK 0x1800UL /**< Bit mask for CMU_LFXOMODE */
Zaitsev 10:41552d038a69 628 #define _CMU_CTRL_LFXOMODE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 629 #define _CMU_CTRL_LFXOMODE_XTAL 0x00000000UL /**< Mode XTAL for CMU_CTRL */
Zaitsev 10:41552d038a69 630 #define _CMU_CTRL_LFXOMODE_BUFEXTCLK 0x00000001UL /**< Mode BUFEXTCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 631 #define _CMU_CTRL_LFXOMODE_DIGEXTCLK 0x00000002UL /**< Mode DIGEXTCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 632 #define CMU_CTRL_LFXOMODE_DEFAULT (_CMU_CTRL_LFXOMODE_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 633 #define CMU_CTRL_LFXOMODE_XTAL (_CMU_CTRL_LFXOMODE_XTAL << 11) /**< Shifted mode XTAL for CMU_CTRL */
Zaitsev 10:41552d038a69 634 #define CMU_CTRL_LFXOMODE_BUFEXTCLK (_CMU_CTRL_LFXOMODE_BUFEXTCLK << 11) /**< Shifted mode BUFEXTCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 635 #define CMU_CTRL_LFXOMODE_DIGEXTCLK (_CMU_CTRL_LFXOMODE_DIGEXTCLK << 11) /**< Shifted mode DIGEXTCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 636 #define CMU_CTRL_LFXOBOOST (0x1UL << 13) /**< LFXO Start-up Boost Current */
Zaitsev 10:41552d038a69 637 #define _CMU_CTRL_LFXOBOOST_SHIFT 13 /**< Shift value for CMU_LFXOBOOST */
Zaitsev 10:41552d038a69 638 #define _CMU_CTRL_LFXOBOOST_MASK 0x2000UL /**< Bit mask for CMU_LFXOBOOST */
Zaitsev 10:41552d038a69 639 #define _CMU_CTRL_LFXOBOOST_70PCENT 0x00000000UL /**< Mode 70PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 640 #define _CMU_CTRL_LFXOBOOST_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 641 #define _CMU_CTRL_LFXOBOOST_100PCENT 0x00000001UL /**< Mode 100PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 642 #define CMU_CTRL_LFXOBOOST_70PCENT (_CMU_CTRL_LFXOBOOST_70PCENT << 13) /**< Shifted mode 70PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 643 #define CMU_CTRL_LFXOBOOST_DEFAULT (_CMU_CTRL_LFXOBOOST_DEFAULT << 13) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 644 #define CMU_CTRL_LFXOBOOST_100PCENT (_CMU_CTRL_LFXOBOOST_100PCENT << 13) /**< Shifted mode 100PCENT for CMU_CTRL */
Zaitsev 10:41552d038a69 645 #define _CMU_CTRL_HFCLKDIV_SHIFT 14 /**< Shift value for CMU_HFCLKDIV */
Zaitsev 10:41552d038a69 646 #define _CMU_CTRL_HFCLKDIV_MASK 0x1C000UL /**< Bit mask for CMU_HFCLKDIV */
Zaitsev 10:41552d038a69 647 #define _CMU_CTRL_HFCLKDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 648 #define CMU_CTRL_HFCLKDIV_DEFAULT (_CMU_CTRL_HFCLKDIV_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 649 #define CMU_CTRL_LFXOBUFCUR (0x1UL << 17) /**< LFXO Boost Buffer Current */
Zaitsev 10:41552d038a69 650 #define _CMU_CTRL_LFXOBUFCUR_SHIFT 17 /**< Shift value for CMU_LFXOBUFCUR */
Zaitsev 10:41552d038a69 651 #define _CMU_CTRL_LFXOBUFCUR_MASK 0x20000UL /**< Bit mask for CMU_LFXOBUFCUR */
Zaitsev 10:41552d038a69 652 #define _CMU_CTRL_LFXOBUFCUR_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 653 #define CMU_CTRL_LFXOBUFCUR_DEFAULT (_CMU_CTRL_LFXOBUFCUR_DEFAULT << 17) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 654 #define _CMU_CTRL_LFXOTIMEOUT_SHIFT 18 /**< Shift value for CMU_LFXOTIMEOUT */
Zaitsev 10:41552d038a69 655 #define _CMU_CTRL_LFXOTIMEOUT_MASK 0xC0000UL /**< Bit mask for CMU_LFXOTIMEOUT */
Zaitsev 10:41552d038a69 656 #define _CMU_CTRL_LFXOTIMEOUT_8CYCLES 0x00000000UL /**< Mode 8CYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 657 #define _CMU_CTRL_LFXOTIMEOUT_1KCYCLES 0x00000001UL /**< Mode 1KCYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 658 #define _CMU_CTRL_LFXOTIMEOUT_16KCYCLES 0x00000002UL /**< Mode 16KCYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 659 #define _CMU_CTRL_LFXOTIMEOUT_DEFAULT 0x00000003UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 660 #define _CMU_CTRL_LFXOTIMEOUT_32KCYCLES 0x00000003UL /**< Mode 32KCYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 661 #define CMU_CTRL_LFXOTIMEOUT_8CYCLES (_CMU_CTRL_LFXOTIMEOUT_8CYCLES << 18) /**< Shifted mode 8CYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 662 #define CMU_CTRL_LFXOTIMEOUT_1KCYCLES (_CMU_CTRL_LFXOTIMEOUT_1KCYCLES << 18) /**< Shifted mode 1KCYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 663 #define CMU_CTRL_LFXOTIMEOUT_16KCYCLES (_CMU_CTRL_LFXOTIMEOUT_16KCYCLES << 18) /**< Shifted mode 16KCYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 664 #define CMU_CTRL_LFXOTIMEOUT_DEFAULT (_CMU_CTRL_LFXOTIMEOUT_DEFAULT << 18) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 665 #define CMU_CTRL_LFXOTIMEOUT_32KCYCLES (_CMU_CTRL_LFXOTIMEOUT_32KCYCLES << 18) /**< Shifted mode 32KCYCLES for CMU_CTRL */
Zaitsev 10:41552d038a69 666 #define _CMU_CTRL_CLKOUTSEL0_SHIFT 20 /**< Shift value for CMU_CLKOUTSEL0 */
Zaitsev 10:41552d038a69 667 #define _CMU_CTRL_CLKOUTSEL0_MASK 0x700000UL /**< Bit mask for CMU_CLKOUTSEL0 */
Zaitsev 10:41552d038a69 668 #define _CMU_CTRL_CLKOUTSEL0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 669 #define _CMU_CTRL_CLKOUTSEL0_HFRCO 0x00000000UL /**< Mode HFRCO for CMU_CTRL */
Zaitsev 10:41552d038a69 670 #define _CMU_CTRL_CLKOUTSEL0_HFXO 0x00000001UL /**< Mode HFXO for CMU_CTRL */
Zaitsev 10:41552d038a69 671 #define _CMU_CTRL_CLKOUTSEL0_HFCLK2 0x00000002UL /**< Mode HFCLK2 for CMU_CTRL */
Zaitsev 10:41552d038a69 672 #define _CMU_CTRL_CLKOUTSEL0_HFCLK4 0x00000003UL /**< Mode HFCLK4 for CMU_CTRL */
Zaitsev 10:41552d038a69 673 #define _CMU_CTRL_CLKOUTSEL0_HFCLK8 0x00000004UL /**< Mode HFCLK8 for CMU_CTRL */
Zaitsev 10:41552d038a69 674 #define _CMU_CTRL_CLKOUTSEL0_HFCLK16 0x00000005UL /**< Mode HFCLK16 for CMU_CTRL */
Zaitsev 10:41552d038a69 675 #define _CMU_CTRL_CLKOUTSEL0_ULFRCO 0x00000006UL /**< Mode ULFRCO for CMU_CTRL */
Zaitsev 10:41552d038a69 676 #define _CMU_CTRL_CLKOUTSEL0_AUXHFRCO 0x00000007UL /**< Mode AUXHFRCO for CMU_CTRL */
Zaitsev 10:41552d038a69 677 #define CMU_CTRL_CLKOUTSEL0_DEFAULT (_CMU_CTRL_CLKOUTSEL0_DEFAULT << 20) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 678 #define CMU_CTRL_CLKOUTSEL0_HFRCO (_CMU_CTRL_CLKOUTSEL0_HFRCO << 20) /**< Shifted mode HFRCO for CMU_CTRL */
Zaitsev 10:41552d038a69 679 #define CMU_CTRL_CLKOUTSEL0_HFXO (_CMU_CTRL_CLKOUTSEL0_HFXO << 20) /**< Shifted mode HFXO for CMU_CTRL */
Zaitsev 10:41552d038a69 680 #define CMU_CTRL_CLKOUTSEL0_HFCLK2 (_CMU_CTRL_CLKOUTSEL0_HFCLK2 << 20) /**< Shifted mode HFCLK2 for CMU_CTRL */
Zaitsev 10:41552d038a69 681 #define CMU_CTRL_CLKOUTSEL0_HFCLK4 (_CMU_CTRL_CLKOUTSEL0_HFCLK4 << 20) /**< Shifted mode HFCLK4 for CMU_CTRL */
Zaitsev 10:41552d038a69 682 #define CMU_CTRL_CLKOUTSEL0_HFCLK8 (_CMU_CTRL_CLKOUTSEL0_HFCLK8 << 20) /**< Shifted mode HFCLK8 for CMU_CTRL */
Zaitsev 10:41552d038a69 683 #define CMU_CTRL_CLKOUTSEL0_HFCLK16 (_CMU_CTRL_CLKOUTSEL0_HFCLK16 << 20) /**< Shifted mode HFCLK16 for CMU_CTRL */
Zaitsev 10:41552d038a69 684 #define CMU_CTRL_CLKOUTSEL0_ULFRCO (_CMU_CTRL_CLKOUTSEL0_ULFRCO << 20) /**< Shifted mode ULFRCO for CMU_CTRL */
Zaitsev 10:41552d038a69 685 #define CMU_CTRL_CLKOUTSEL0_AUXHFRCO (_CMU_CTRL_CLKOUTSEL0_AUXHFRCO << 20) /**< Shifted mode AUXHFRCO for CMU_CTRL */
Zaitsev 10:41552d038a69 686 #define _CMU_CTRL_CLKOUTSEL1_SHIFT 23 /**< Shift value for CMU_CLKOUTSEL1 */
Zaitsev 10:41552d038a69 687 #define _CMU_CTRL_CLKOUTSEL1_MASK 0x7800000UL /**< Bit mask for CMU_CLKOUTSEL1 */
Zaitsev 10:41552d038a69 688 #define _CMU_CTRL_CLKOUTSEL1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 689 #define _CMU_CTRL_CLKOUTSEL1_LFRCO 0x00000000UL /**< Mode LFRCO for CMU_CTRL */
Zaitsev 10:41552d038a69 690 #define _CMU_CTRL_CLKOUTSEL1_LFXO 0x00000001UL /**< Mode LFXO for CMU_CTRL */
Zaitsev 10:41552d038a69 691 #define _CMU_CTRL_CLKOUTSEL1_HFCLK 0x00000002UL /**< Mode HFCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 692 #define _CMU_CTRL_CLKOUTSEL1_LFXOQ 0x00000003UL /**< Mode LFXOQ for CMU_CTRL */
Zaitsev 10:41552d038a69 693 #define _CMU_CTRL_CLKOUTSEL1_HFXOQ 0x00000004UL /**< Mode HFXOQ for CMU_CTRL */
Zaitsev 10:41552d038a69 694 #define _CMU_CTRL_CLKOUTSEL1_LFRCOQ 0x00000005UL /**< Mode LFRCOQ for CMU_CTRL */
Zaitsev 10:41552d038a69 695 #define _CMU_CTRL_CLKOUTSEL1_HFRCOQ 0x00000006UL /**< Mode HFRCOQ for CMU_CTRL */
Zaitsev 10:41552d038a69 696 #define _CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ 0x00000007UL /**< Mode AUXHFRCOQ for CMU_CTRL */
Zaitsev 10:41552d038a69 697 #define CMU_CTRL_CLKOUTSEL1_DEFAULT (_CMU_CTRL_CLKOUTSEL1_DEFAULT << 23) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 698 #define CMU_CTRL_CLKOUTSEL1_LFRCO (_CMU_CTRL_CLKOUTSEL1_LFRCO << 23) /**< Shifted mode LFRCO for CMU_CTRL */
Zaitsev 10:41552d038a69 699 #define CMU_CTRL_CLKOUTSEL1_LFXO (_CMU_CTRL_CLKOUTSEL1_LFXO << 23) /**< Shifted mode LFXO for CMU_CTRL */
Zaitsev 10:41552d038a69 700 #define CMU_CTRL_CLKOUTSEL1_HFCLK (_CMU_CTRL_CLKOUTSEL1_HFCLK << 23) /**< Shifted mode HFCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 701 #define CMU_CTRL_CLKOUTSEL1_LFXOQ (_CMU_CTRL_CLKOUTSEL1_LFXOQ << 23) /**< Shifted mode LFXOQ for CMU_CTRL */
Zaitsev 10:41552d038a69 702 #define CMU_CTRL_CLKOUTSEL1_HFXOQ (_CMU_CTRL_CLKOUTSEL1_HFXOQ << 23) /**< Shifted mode HFXOQ for CMU_CTRL */
Zaitsev 10:41552d038a69 703 #define CMU_CTRL_CLKOUTSEL1_LFRCOQ (_CMU_CTRL_CLKOUTSEL1_LFRCOQ << 23) /**< Shifted mode LFRCOQ for CMU_CTRL */
Zaitsev 10:41552d038a69 704 #define CMU_CTRL_CLKOUTSEL1_HFRCOQ (_CMU_CTRL_CLKOUTSEL1_HFRCOQ << 23) /**< Shifted mode HFRCOQ for CMU_CTRL */
Zaitsev 10:41552d038a69 705 #define CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ (_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ << 23) /**< Shifted mode AUXHFRCOQ for CMU_CTRL */
Zaitsev 10:41552d038a69 706 #define CMU_CTRL_DBGCLK (0x1UL << 28) /**< Debug Clock */
Zaitsev 10:41552d038a69 707 #define _CMU_CTRL_DBGCLK_SHIFT 28 /**< Shift value for CMU_DBGCLK */
Zaitsev 10:41552d038a69 708 #define _CMU_CTRL_DBGCLK_MASK 0x10000000UL /**< Bit mask for CMU_DBGCLK */
Zaitsev 10:41552d038a69 709 #define _CMU_CTRL_DBGCLK_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 710 #define _CMU_CTRL_DBGCLK_AUXHFRCO 0x00000000UL /**< Mode AUXHFRCO for CMU_CTRL */
Zaitsev 10:41552d038a69 711 #define _CMU_CTRL_DBGCLK_HFCLK 0x00000001UL /**< Mode HFCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 712 #define CMU_CTRL_DBGCLK_DEFAULT (_CMU_CTRL_DBGCLK_DEFAULT << 28) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 713 #define CMU_CTRL_DBGCLK_AUXHFRCO (_CMU_CTRL_DBGCLK_AUXHFRCO << 28) /**< Shifted mode AUXHFRCO for CMU_CTRL */
Zaitsev 10:41552d038a69 714 #define CMU_CTRL_DBGCLK_HFCLK (_CMU_CTRL_DBGCLK_HFCLK << 28) /**< Shifted mode HFCLK for CMU_CTRL */
Zaitsev 10:41552d038a69 715 #define CMU_CTRL_HFLE (0x1UL << 30) /**< High-Frequency LE Interface */
Zaitsev 10:41552d038a69 716 #define _CMU_CTRL_HFLE_SHIFT 30 /**< Shift value for CMU_HFLE */
Zaitsev 10:41552d038a69 717 #define _CMU_CTRL_HFLE_MASK 0x40000000UL /**< Bit mask for CMU_HFLE */
Zaitsev 10:41552d038a69 718 #define _CMU_CTRL_HFLE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 719 #define CMU_CTRL_HFLE_DEFAULT (_CMU_CTRL_HFLE_DEFAULT << 30) /**< Shifted mode DEFAULT for CMU_CTRL */
Zaitsev 10:41552d038a69 720
Zaitsev 10:41552d038a69 721 /* Bit fields for CMU HFCORECLKDIV */
Zaitsev 10:41552d038a69 722 #define _CMU_HFCORECLKDIV_RESETVALUE 0x00000000UL /**< Default value for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 723 #define _CMU_HFCORECLKDIV_MASK 0x0000010FUL /**< Mask for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 724 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT 0 /**< Shift value for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 725 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_MASK 0xFUL /**< Bit mask for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 726 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 727 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK 0x00000000UL /**< Mode HFCLK for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 728 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2 0x00000001UL /**< Mode HFCLK2 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 729 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4 0x00000002UL /**< Mode HFCLK4 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 730 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8 0x00000003UL /**< Mode HFCLK8 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 731 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16 0x00000004UL /**< Mode HFCLK16 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 732 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32 0x00000005UL /**< Mode HFCLK32 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 733 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64 0x00000006UL /**< Mode HFCLK64 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 734 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128 0x00000007UL /**< Mode HFCLK128 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 735 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256 0x00000008UL /**< Mode HFCLK256 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 736 #define _CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512 0x00000009UL /**< Mode HFCLK512 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 737 #define CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT (_CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 738 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK << 0) /**< Shifted mode HFCLK for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 739 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2 << 0) /**< Shifted mode HFCLK2 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 740 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4 << 0) /**< Shifted mode HFCLK4 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 741 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8 << 0) /**< Shifted mode HFCLK8 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 742 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16 << 0) /**< Shifted mode HFCLK16 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 743 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32 << 0) /**< Shifted mode HFCLK32 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 744 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64 << 0) /**< Shifted mode HFCLK64 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 745 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128 << 0) /**< Shifted mode HFCLK128 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 746 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256 << 0) /**< Shifted mode HFCLK256 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 747 #define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512 (_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512 << 0) /**< Shifted mode HFCLK512 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 748 #define CMU_HFCORECLKDIV_HFCORECLKLEDIV (0x1UL << 8) /**< Additional Division Factor For HFCORECLKLE */
Zaitsev 10:41552d038a69 749 #define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_SHIFT 8 /**< Shift value for CMU_HFCORECLKLEDIV */
Zaitsev 10:41552d038a69 750 #define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_MASK 0x100UL /**< Bit mask for CMU_HFCORECLKLEDIV */
Zaitsev 10:41552d038a69 751 #define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 752 #define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2 0x00000000UL /**< Mode DIV2 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 753 #define _CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4 0x00000001UL /**< Mode DIV4 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 754 #define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 755 #define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2 (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2 << 8) /**< Shifted mode DIV2 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 756 #define CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4 (_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4 << 8) /**< Shifted mode DIV4 for CMU_HFCORECLKDIV */
Zaitsev 10:41552d038a69 757
Zaitsev 10:41552d038a69 758 /* Bit fields for CMU HFPERCLKDIV */
Zaitsev 10:41552d038a69 759 #define _CMU_HFPERCLKDIV_RESETVALUE 0x00000100UL /**< Default value for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 760 #define _CMU_HFPERCLKDIV_MASK 0x0000010FUL /**< Mask for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 761 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT 0 /**< Shift value for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 762 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_MASK 0xFUL /**< Bit mask for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 763 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 764 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK 0x00000000UL /**< Mode HFCLK for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 765 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2 0x00000001UL /**< Mode HFCLK2 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 766 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4 0x00000002UL /**< Mode HFCLK4 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 767 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8 0x00000003UL /**< Mode HFCLK8 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 768 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16 0x00000004UL /**< Mode HFCLK16 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 769 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32 0x00000005UL /**< Mode HFCLK32 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 770 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64 0x00000006UL /**< Mode HFCLK64 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 771 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128 0x00000007UL /**< Mode HFCLK128 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 772 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256 0x00000008UL /**< Mode HFCLK256 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 773 #define _CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512 0x00000009UL /**< Mode HFCLK512 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 774 #define CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT (_CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 775 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK << 0) /**< Shifted mode HFCLK for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 776 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2 << 0) /**< Shifted mode HFCLK2 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 777 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4 << 0) /**< Shifted mode HFCLK4 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 778 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8 << 0) /**< Shifted mode HFCLK8 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 779 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16 << 0) /**< Shifted mode HFCLK16 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 780 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32 << 0) /**< Shifted mode HFCLK32 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 781 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64 << 0) /**< Shifted mode HFCLK64 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 782 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128 << 0) /**< Shifted mode HFCLK128 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 783 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256 << 0) /**< Shifted mode HFCLK256 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 784 #define CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512 (_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512 << 0) /**< Shifted mode HFCLK512 for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 785 #define CMU_HFPERCLKDIV_HFPERCLKEN (0x1UL << 8) /**< HFPERCLK Enable */
Zaitsev 10:41552d038a69 786 #define _CMU_HFPERCLKDIV_HFPERCLKEN_SHIFT 8 /**< Shift value for CMU_HFPERCLKEN */
Zaitsev 10:41552d038a69 787 #define _CMU_HFPERCLKDIV_HFPERCLKEN_MASK 0x100UL /**< Bit mask for CMU_HFPERCLKEN */
Zaitsev 10:41552d038a69 788 #define _CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 789 #define CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT (_CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFPERCLKDIV */
Zaitsev 10:41552d038a69 790
Zaitsev 10:41552d038a69 791 /* Bit fields for CMU HFRCOCTRL */
Zaitsev 10:41552d038a69 792 #define _CMU_HFRCOCTRL_RESETVALUE 0x00000380UL /**< Default value for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 793 #define _CMU_HFRCOCTRL_MASK 0x0001F7FFUL /**< Mask for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 794 #define _CMU_HFRCOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */
Zaitsev 10:41552d038a69 795 #define _CMU_HFRCOCTRL_TUNING_MASK 0xFFUL /**< Bit mask for CMU_TUNING */
Zaitsev 10:41552d038a69 796 #define _CMU_HFRCOCTRL_TUNING_DEFAULT 0x00000080UL /**< Mode DEFAULT for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 797 #define CMU_HFRCOCTRL_TUNING_DEFAULT (_CMU_HFRCOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 798 #define _CMU_HFRCOCTRL_BAND_SHIFT 8 /**< Shift value for CMU_BAND */
Zaitsev 10:41552d038a69 799 #define _CMU_HFRCOCTRL_BAND_MASK 0x700UL /**< Bit mask for CMU_BAND */
Zaitsev 10:41552d038a69 800 #define _CMU_HFRCOCTRL_BAND_1MHZ 0x00000000UL /**< Mode 1MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 801 #define _CMU_HFRCOCTRL_BAND_7MHZ 0x00000001UL /**< Mode 7MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 802 #define _CMU_HFRCOCTRL_BAND_11MHZ 0x00000002UL /**< Mode 11MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 803 #define _CMU_HFRCOCTRL_BAND_DEFAULT 0x00000003UL /**< Mode DEFAULT for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 804 #define _CMU_HFRCOCTRL_BAND_14MHZ 0x00000003UL /**< Mode 14MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 805 #define _CMU_HFRCOCTRL_BAND_21MHZ 0x00000004UL /**< Mode 21MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 806 #define _CMU_HFRCOCTRL_BAND_28MHZ 0x00000005UL /**< Mode 28MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 807 #define CMU_HFRCOCTRL_BAND_1MHZ (_CMU_HFRCOCTRL_BAND_1MHZ << 8) /**< Shifted mode 1MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 808 #define CMU_HFRCOCTRL_BAND_7MHZ (_CMU_HFRCOCTRL_BAND_7MHZ << 8) /**< Shifted mode 7MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 809 #define CMU_HFRCOCTRL_BAND_11MHZ (_CMU_HFRCOCTRL_BAND_11MHZ << 8) /**< Shifted mode 11MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 810 #define CMU_HFRCOCTRL_BAND_DEFAULT (_CMU_HFRCOCTRL_BAND_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 811 #define CMU_HFRCOCTRL_BAND_14MHZ (_CMU_HFRCOCTRL_BAND_14MHZ << 8) /**< Shifted mode 14MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 812 #define CMU_HFRCOCTRL_BAND_21MHZ (_CMU_HFRCOCTRL_BAND_21MHZ << 8) /**< Shifted mode 21MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 813 #define CMU_HFRCOCTRL_BAND_28MHZ (_CMU_HFRCOCTRL_BAND_28MHZ << 8) /**< Shifted mode 28MHZ for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 814 #define _CMU_HFRCOCTRL_SUDELAY_SHIFT 12 /**< Shift value for CMU_SUDELAY */
Zaitsev 10:41552d038a69 815 #define _CMU_HFRCOCTRL_SUDELAY_MASK 0x1F000UL /**< Bit mask for CMU_SUDELAY */
Zaitsev 10:41552d038a69 816 #define _CMU_HFRCOCTRL_SUDELAY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 817 #define CMU_HFRCOCTRL_SUDELAY_DEFAULT (_CMU_HFRCOCTRL_SUDELAY_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_HFRCOCTRL */
Zaitsev 10:41552d038a69 818
Zaitsev 10:41552d038a69 819 /* Bit fields for CMU LFRCOCTRL */
Zaitsev 10:41552d038a69 820 #define _CMU_LFRCOCTRL_RESETVALUE 0x00000040UL /**< Default value for CMU_LFRCOCTRL */
Zaitsev 10:41552d038a69 821 #define _CMU_LFRCOCTRL_MASK 0x0000007FUL /**< Mask for CMU_LFRCOCTRL */
Zaitsev 10:41552d038a69 822 #define _CMU_LFRCOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */
Zaitsev 10:41552d038a69 823 #define _CMU_LFRCOCTRL_TUNING_MASK 0x7FUL /**< Bit mask for CMU_TUNING */
Zaitsev 10:41552d038a69 824 #define _CMU_LFRCOCTRL_TUNING_DEFAULT 0x00000040UL /**< Mode DEFAULT for CMU_LFRCOCTRL */
Zaitsev 10:41552d038a69 825 #define CMU_LFRCOCTRL_TUNING_DEFAULT (_CMU_LFRCOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFRCOCTRL */
Zaitsev 10:41552d038a69 826
Zaitsev 10:41552d038a69 827 /* Bit fields for CMU AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 828 #define _CMU_AUXHFRCOCTRL_RESETVALUE 0x00000080UL /**< Default value for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 829 #define _CMU_AUXHFRCOCTRL_MASK 0x000007FFUL /**< Mask for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 830 #define _CMU_AUXHFRCOCTRL_TUNING_SHIFT 0 /**< Shift value for CMU_TUNING */
Zaitsev 10:41552d038a69 831 #define _CMU_AUXHFRCOCTRL_TUNING_MASK 0xFFUL /**< Bit mask for CMU_TUNING */
Zaitsev 10:41552d038a69 832 #define _CMU_AUXHFRCOCTRL_TUNING_DEFAULT 0x00000080UL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 833 #define CMU_AUXHFRCOCTRL_TUNING_DEFAULT (_CMU_AUXHFRCOCTRL_TUNING_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 834 #define _CMU_AUXHFRCOCTRL_BAND_SHIFT 8 /**< Shift value for CMU_BAND */
Zaitsev 10:41552d038a69 835 #define _CMU_AUXHFRCOCTRL_BAND_MASK 0x700UL /**< Bit mask for CMU_BAND */
Zaitsev 10:41552d038a69 836 #define _CMU_AUXHFRCOCTRL_BAND_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 837 #define _CMU_AUXHFRCOCTRL_BAND_14MHZ 0x00000000UL /**< Mode 14MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 838 #define _CMU_AUXHFRCOCTRL_BAND_11MHZ 0x00000001UL /**< Mode 11MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 839 #define _CMU_AUXHFRCOCTRL_BAND_7MHZ 0x00000002UL /**< Mode 7MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 840 #define _CMU_AUXHFRCOCTRL_BAND_1MHZ 0x00000003UL /**< Mode 1MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 841 #define _CMU_AUXHFRCOCTRL_BAND_28MHZ 0x00000006UL /**< Mode 28MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 842 #define _CMU_AUXHFRCOCTRL_BAND_21MHZ 0x00000007UL /**< Mode 21MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 843 #define CMU_AUXHFRCOCTRL_BAND_DEFAULT (_CMU_AUXHFRCOCTRL_BAND_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 844 #define CMU_AUXHFRCOCTRL_BAND_14MHZ (_CMU_AUXHFRCOCTRL_BAND_14MHZ << 8) /**< Shifted mode 14MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 845 #define CMU_AUXHFRCOCTRL_BAND_11MHZ (_CMU_AUXHFRCOCTRL_BAND_11MHZ << 8) /**< Shifted mode 11MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 846 #define CMU_AUXHFRCOCTRL_BAND_7MHZ (_CMU_AUXHFRCOCTRL_BAND_7MHZ << 8) /**< Shifted mode 7MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 847 #define CMU_AUXHFRCOCTRL_BAND_1MHZ (_CMU_AUXHFRCOCTRL_BAND_1MHZ << 8) /**< Shifted mode 1MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 848 #define CMU_AUXHFRCOCTRL_BAND_28MHZ (_CMU_AUXHFRCOCTRL_BAND_28MHZ << 8) /**< Shifted mode 28MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 849 #define CMU_AUXHFRCOCTRL_BAND_21MHZ (_CMU_AUXHFRCOCTRL_BAND_21MHZ << 8) /**< Shifted mode 21MHZ for CMU_AUXHFRCOCTRL */
Zaitsev 10:41552d038a69 850
Zaitsev 10:41552d038a69 851 /* Bit fields for CMU CALCTRL */
Zaitsev 10:41552d038a69 852 #define _CMU_CALCTRL_RESETVALUE 0x00000000UL /**< Default value for CMU_CALCTRL */
Zaitsev 10:41552d038a69 853 #define _CMU_CALCTRL_MASK 0x0000007FUL /**< Mask for CMU_CALCTRL */
Zaitsev 10:41552d038a69 854 #define _CMU_CALCTRL_UPSEL_SHIFT 0 /**< Shift value for CMU_UPSEL */
Zaitsev 10:41552d038a69 855 #define _CMU_CALCTRL_UPSEL_MASK 0x7UL /**< Bit mask for CMU_UPSEL */
Zaitsev 10:41552d038a69 856 #define _CMU_CALCTRL_UPSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */
Zaitsev 10:41552d038a69 857 #define _CMU_CALCTRL_UPSEL_HFXO 0x00000000UL /**< Mode HFXO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 858 #define _CMU_CALCTRL_UPSEL_LFXO 0x00000001UL /**< Mode LFXO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 859 #define _CMU_CALCTRL_UPSEL_HFRCO 0x00000002UL /**< Mode HFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 860 #define _CMU_CALCTRL_UPSEL_LFRCO 0x00000003UL /**< Mode LFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 861 #define _CMU_CALCTRL_UPSEL_AUXHFRCO 0x00000004UL /**< Mode AUXHFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 862 #define CMU_CALCTRL_UPSEL_DEFAULT (_CMU_CALCTRL_UPSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CALCTRL */
Zaitsev 10:41552d038a69 863 #define CMU_CALCTRL_UPSEL_HFXO (_CMU_CALCTRL_UPSEL_HFXO << 0) /**< Shifted mode HFXO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 864 #define CMU_CALCTRL_UPSEL_LFXO (_CMU_CALCTRL_UPSEL_LFXO << 0) /**< Shifted mode LFXO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 865 #define CMU_CALCTRL_UPSEL_HFRCO (_CMU_CALCTRL_UPSEL_HFRCO << 0) /**< Shifted mode HFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 866 #define CMU_CALCTRL_UPSEL_LFRCO (_CMU_CALCTRL_UPSEL_LFRCO << 0) /**< Shifted mode LFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 867 #define CMU_CALCTRL_UPSEL_AUXHFRCO (_CMU_CALCTRL_UPSEL_AUXHFRCO << 0) /**< Shifted mode AUXHFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 868 #define _CMU_CALCTRL_DOWNSEL_SHIFT 3 /**< Shift value for CMU_DOWNSEL */
Zaitsev 10:41552d038a69 869 #define _CMU_CALCTRL_DOWNSEL_MASK 0x38UL /**< Bit mask for CMU_DOWNSEL */
Zaitsev 10:41552d038a69 870 #define _CMU_CALCTRL_DOWNSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */
Zaitsev 10:41552d038a69 871 #define _CMU_CALCTRL_DOWNSEL_HFCLK 0x00000000UL /**< Mode HFCLK for CMU_CALCTRL */
Zaitsev 10:41552d038a69 872 #define _CMU_CALCTRL_DOWNSEL_HFXO 0x00000001UL /**< Mode HFXO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 873 #define _CMU_CALCTRL_DOWNSEL_LFXO 0x00000002UL /**< Mode LFXO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 874 #define _CMU_CALCTRL_DOWNSEL_HFRCO 0x00000003UL /**< Mode HFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 875 #define _CMU_CALCTRL_DOWNSEL_LFRCO 0x00000004UL /**< Mode LFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 876 #define _CMU_CALCTRL_DOWNSEL_AUXHFRCO 0x00000005UL /**< Mode AUXHFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 877 #define CMU_CALCTRL_DOWNSEL_DEFAULT (_CMU_CALCTRL_DOWNSEL_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_CALCTRL */
Zaitsev 10:41552d038a69 878 #define CMU_CALCTRL_DOWNSEL_HFCLK (_CMU_CALCTRL_DOWNSEL_HFCLK << 3) /**< Shifted mode HFCLK for CMU_CALCTRL */
Zaitsev 10:41552d038a69 879 #define CMU_CALCTRL_DOWNSEL_HFXO (_CMU_CALCTRL_DOWNSEL_HFXO << 3) /**< Shifted mode HFXO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 880 #define CMU_CALCTRL_DOWNSEL_LFXO (_CMU_CALCTRL_DOWNSEL_LFXO << 3) /**< Shifted mode LFXO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 881 #define CMU_CALCTRL_DOWNSEL_HFRCO (_CMU_CALCTRL_DOWNSEL_HFRCO << 3) /**< Shifted mode HFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 882 #define CMU_CALCTRL_DOWNSEL_LFRCO (_CMU_CALCTRL_DOWNSEL_LFRCO << 3) /**< Shifted mode LFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 883 #define CMU_CALCTRL_DOWNSEL_AUXHFRCO (_CMU_CALCTRL_DOWNSEL_AUXHFRCO << 3) /**< Shifted mode AUXHFRCO for CMU_CALCTRL */
Zaitsev 10:41552d038a69 884 #define CMU_CALCTRL_CONT (0x1UL << 6) /**< Continuous Calibration */
Zaitsev 10:41552d038a69 885 #define _CMU_CALCTRL_CONT_SHIFT 6 /**< Shift value for CMU_CONT */
Zaitsev 10:41552d038a69 886 #define _CMU_CALCTRL_CONT_MASK 0x40UL /**< Bit mask for CMU_CONT */
Zaitsev 10:41552d038a69 887 #define _CMU_CALCTRL_CONT_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCTRL */
Zaitsev 10:41552d038a69 888 #define CMU_CALCTRL_CONT_DEFAULT (_CMU_CALCTRL_CONT_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_CALCTRL */
Zaitsev 10:41552d038a69 889
Zaitsev 10:41552d038a69 890 /* Bit fields for CMU CALCNT */
Zaitsev 10:41552d038a69 891 #define _CMU_CALCNT_RESETVALUE 0x00000000UL /**< Default value for CMU_CALCNT */
Zaitsev 10:41552d038a69 892 #define _CMU_CALCNT_MASK 0x000FFFFFUL /**< Mask for CMU_CALCNT */
Zaitsev 10:41552d038a69 893 #define _CMU_CALCNT_CALCNT_SHIFT 0 /**< Shift value for CMU_CALCNT */
Zaitsev 10:41552d038a69 894 #define _CMU_CALCNT_CALCNT_MASK 0xFFFFFUL /**< Bit mask for CMU_CALCNT */
Zaitsev 10:41552d038a69 895 #define _CMU_CALCNT_CALCNT_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CALCNT */
Zaitsev 10:41552d038a69 896 #define CMU_CALCNT_CALCNT_DEFAULT (_CMU_CALCNT_CALCNT_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CALCNT */
Zaitsev 10:41552d038a69 897
Zaitsev 10:41552d038a69 898 /* Bit fields for CMU OSCENCMD */
Zaitsev 10:41552d038a69 899 #define _CMU_OSCENCMD_RESETVALUE 0x00000000UL /**< Default value for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 900 #define _CMU_OSCENCMD_MASK 0x000003FFUL /**< Mask for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 901 #define CMU_OSCENCMD_HFRCOEN (0x1UL << 0) /**< HFRCO Enable */
Zaitsev 10:41552d038a69 902 #define _CMU_OSCENCMD_HFRCOEN_SHIFT 0 /**< Shift value for CMU_HFRCOEN */
Zaitsev 10:41552d038a69 903 #define _CMU_OSCENCMD_HFRCOEN_MASK 0x1UL /**< Bit mask for CMU_HFRCOEN */
Zaitsev 10:41552d038a69 904 #define _CMU_OSCENCMD_HFRCOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 905 #define CMU_OSCENCMD_HFRCOEN_DEFAULT (_CMU_OSCENCMD_HFRCOEN_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 906 #define CMU_OSCENCMD_HFRCODIS (0x1UL << 1) /**< HFRCO Disable */
Zaitsev 10:41552d038a69 907 #define _CMU_OSCENCMD_HFRCODIS_SHIFT 1 /**< Shift value for CMU_HFRCODIS */
Zaitsev 10:41552d038a69 908 #define _CMU_OSCENCMD_HFRCODIS_MASK 0x2UL /**< Bit mask for CMU_HFRCODIS */
Zaitsev 10:41552d038a69 909 #define _CMU_OSCENCMD_HFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 910 #define CMU_OSCENCMD_HFRCODIS_DEFAULT (_CMU_OSCENCMD_HFRCODIS_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 911 #define CMU_OSCENCMD_HFXOEN (0x1UL << 2) /**< HFXO Enable */
Zaitsev 10:41552d038a69 912 #define _CMU_OSCENCMD_HFXOEN_SHIFT 2 /**< Shift value for CMU_HFXOEN */
Zaitsev 10:41552d038a69 913 #define _CMU_OSCENCMD_HFXOEN_MASK 0x4UL /**< Bit mask for CMU_HFXOEN */
Zaitsev 10:41552d038a69 914 #define _CMU_OSCENCMD_HFXOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 915 #define CMU_OSCENCMD_HFXOEN_DEFAULT (_CMU_OSCENCMD_HFXOEN_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 916 #define CMU_OSCENCMD_HFXODIS (0x1UL << 3) /**< HFXO Disable */
Zaitsev 10:41552d038a69 917 #define _CMU_OSCENCMD_HFXODIS_SHIFT 3 /**< Shift value for CMU_HFXODIS */
Zaitsev 10:41552d038a69 918 #define _CMU_OSCENCMD_HFXODIS_MASK 0x8UL /**< Bit mask for CMU_HFXODIS */
Zaitsev 10:41552d038a69 919 #define _CMU_OSCENCMD_HFXODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 920 #define CMU_OSCENCMD_HFXODIS_DEFAULT (_CMU_OSCENCMD_HFXODIS_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 921 #define CMU_OSCENCMD_AUXHFRCOEN (0x1UL << 4) /**< AUXHFRCO Enable */
Zaitsev 10:41552d038a69 922 #define _CMU_OSCENCMD_AUXHFRCOEN_SHIFT 4 /**< Shift value for CMU_AUXHFRCOEN */
Zaitsev 10:41552d038a69 923 #define _CMU_OSCENCMD_AUXHFRCOEN_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCOEN */
Zaitsev 10:41552d038a69 924 #define _CMU_OSCENCMD_AUXHFRCOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 925 #define CMU_OSCENCMD_AUXHFRCOEN_DEFAULT (_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 926 #define CMU_OSCENCMD_AUXHFRCODIS (0x1UL << 5) /**< AUXHFRCO Disable */
Zaitsev 10:41552d038a69 927 #define _CMU_OSCENCMD_AUXHFRCODIS_SHIFT 5 /**< Shift value for CMU_AUXHFRCODIS */
Zaitsev 10:41552d038a69 928 #define _CMU_OSCENCMD_AUXHFRCODIS_MASK 0x20UL /**< Bit mask for CMU_AUXHFRCODIS */
Zaitsev 10:41552d038a69 929 #define _CMU_OSCENCMD_AUXHFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 930 #define CMU_OSCENCMD_AUXHFRCODIS_DEFAULT (_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 931 #define CMU_OSCENCMD_LFRCOEN (0x1UL << 6) /**< LFRCO Enable */
Zaitsev 10:41552d038a69 932 #define _CMU_OSCENCMD_LFRCOEN_SHIFT 6 /**< Shift value for CMU_LFRCOEN */
Zaitsev 10:41552d038a69 933 #define _CMU_OSCENCMD_LFRCOEN_MASK 0x40UL /**< Bit mask for CMU_LFRCOEN */
Zaitsev 10:41552d038a69 934 #define _CMU_OSCENCMD_LFRCOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 935 #define CMU_OSCENCMD_LFRCOEN_DEFAULT (_CMU_OSCENCMD_LFRCOEN_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 936 #define CMU_OSCENCMD_LFRCODIS (0x1UL << 7) /**< LFRCO Disable */
Zaitsev 10:41552d038a69 937 #define _CMU_OSCENCMD_LFRCODIS_SHIFT 7 /**< Shift value for CMU_LFRCODIS */
Zaitsev 10:41552d038a69 938 #define _CMU_OSCENCMD_LFRCODIS_MASK 0x80UL /**< Bit mask for CMU_LFRCODIS */
Zaitsev 10:41552d038a69 939 #define _CMU_OSCENCMD_LFRCODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 940 #define CMU_OSCENCMD_LFRCODIS_DEFAULT (_CMU_OSCENCMD_LFRCODIS_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 941 #define CMU_OSCENCMD_LFXOEN (0x1UL << 8) /**< LFXO Enable */
Zaitsev 10:41552d038a69 942 #define _CMU_OSCENCMD_LFXOEN_SHIFT 8 /**< Shift value for CMU_LFXOEN */
Zaitsev 10:41552d038a69 943 #define _CMU_OSCENCMD_LFXOEN_MASK 0x100UL /**< Bit mask for CMU_LFXOEN */
Zaitsev 10:41552d038a69 944 #define _CMU_OSCENCMD_LFXOEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 945 #define CMU_OSCENCMD_LFXOEN_DEFAULT (_CMU_OSCENCMD_LFXOEN_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 946 #define CMU_OSCENCMD_LFXODIS (0x1UL << 9) /**< LFXO Disable */
Zaitsev 10:41552d038a69 947 #define _CMU_OSCENCMD_LFXODIS_SHIFT 9 /**< Shift value for CMU_LFXODIS */
Zaitsev 10:41552d038a69 948 #define _CMU_OSCENCMD_LFXODIS_MASK 0x200UL /**< Bit mask for CMU_LFXODIS */
Zaitsev 10:41552d038a69 949 #define _CMU_OSCENCMD_LFXODIS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 950 #define CMU_OSCENCMD_LFXODIS_DEFAULT (_CMU_OSCENCMD_LFXODIS_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_OSCENCMD */
Zaitsev 10:41552d038a69 951
Zaitsev 10:41552d038a69 952 /* Bit fields for CMU CMD */
Zaitsev 10:41552d038a69 953 #define _CMU_CMD_RESETVALUE 0x00000000UL /**< Default value for CMU_CMD */
Zaitsev 10:41552d038a69 954 #define _CMU_CMD_MASK 0x0000001FUL /**< Mask for CMU_CMD */
Zaitsev 10:41552d038a69 955 #define _CMU_CMD_HFCLKSEL_SHIFT 0 /**< Shift value for CMU_HFCLKSEL */
Zaitsev 10:41552d038a69 956 #define _CMU_CMD_HFCLKSEL_MASK 0x7UL /**< Bit mask for CMU_HFCLKSEL */
Zaitsev 10:41552d038a69 957 #define _CMU_CMD_HFCLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */
Zaitsev 10:41552d038a69 958 #define _CMU_CMD_HFCLKSEL_HFRCO 0x00000001UL /**< Mode HFRCO for CMU_CMD */
Zaitsev 10:41552d038a69 959 #define _CMU_CMD_HFCLKSEL_HFXO 0x00000002UL /**< Mode HFXO for CMU_CMD */
Zaitsev 10:41552d038a69 960 #define _CMU_CMD_HFCLKSEL_LFRCO 0x00000003UL /**< Mode LFRCO for CMU_CMD */
Zaitsev 10:41552d038a69 961 #define _CMU_CMD_HFCLKSEL_LFXO 0x00000004UL /**< Mode LFXO for CMU_CMD */
Zaitsev 10:41552d038a69 962 #define CMU_CMD_HFCLKSEL_DEFAULT (_CMU_CMD_HFCLKSEL_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_CMD */
Zaitsev 10:41552d038a69 963 #define CMU_CMD_HFCLKSEL_HFRCO (_CMU_CMD_HFCLKSEL_HFRCO << 0) /**< Shifted mode HFRCO for CMU_CMD */
Zaitsev 10:41552d038a69 964 #define CMU_CMD_HFCLKSEL_HFXO (_CMU_CMD_HFCLKSEL_HFXO << 0) /**< Shifted mode HFXO for CMU_CMD */
Zaitsev 10:41552d038a69 965 #define CMU_CMD_HFCLKSEL_LFRCO (_CMU_CMD_HFCLKSEL_LFRCO << 0) /**< Shifted mode LFRCO for CMU_CMD */
Zaitsev 10:41552d038a69 966 #define CMU_CMD_HFCLKSEL_LFXO (_CMU_CMD_HFCLKSEL_LFXO << 0) /**< Shifted mode LFXO for CMU_CMD */
Zaitsev 10:41552d038a69 967 #define CMU_CMD_CALSTART (0x1UL << 3) /**< Calibration Start */
Zaitsev 10:41552d038a69 968 #define _CMU_CMD_CALSTART_SHIFT 3 /**< Shift value for CMU_CALSTART */
Zaitsev 10:41552d038a69 969 #define _CMU_CMD_CALSTART_MASK 0x8UL /**< Bit mask for CMU_CALSTART */
Zaitsev 10:41552d038a69 970 #define _CMU_CMD_CALSTART_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */
Zaitsev 10:41552d038a69 971 #define CMU_CMD_CALSTART_DEFAULT (_CMU_CMD_CALSTART_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_CMD */
Zaitsev 10:41552d038a69 972 #define CMU_CMD_CALSTOP (0x1UL << 4) /**< Calibration Stop */
Zaitsev 10:41552d038a69 973 #define _CMU_CMD_CALSTOP_SHIFT 4 /**< Shift value for CMU_CALSTOP */
Zaitsev 10:41552d038a69 974 #define _CMU_CMD_CALSTOP_MASK 0x10UL /**< Bit mask for CMU_CALSTOP */
Zaitsev 10:41552d038a69 975 #define _CMU_CMD_CALSTOP_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_CMD */
Zaitsev 10:41552d038a69 976 #define CMU_CMD_CALSTOP_DEFAULT (_CMU_CMD_CALSTOP_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_CMD */
Zaitsev 10:41552d038a69 977
Zaitsev 10:41552d038a69 978 /* Bit fields for CMU LFCLKSEL */
Zaitsev 10:41552d038a69 979 #define _CMU_LFCLKSEL_RESETVALUE 0x00000005UL /**< Default value for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 980 #define _CMU_LFCLKSEL_MASK 0x0011000FUL /**< Mask for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 981 #define _CMU_LFCLKSEL_LFA_SHIFT 0 /**< Shift value for CMU_LFA */
Zaitsev 10:41552d038a69 982 #define _CMU_LFCLKSEL_LFA_MASK 0x3UL /**< Bit mask for CMU_LFA */
Zaitsev 10:41552d038a69 983 #define _CMU_LFCLKSEL_LFA_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 984 #define _CMU_LFCLKSEL_LFA_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 985 #define _CMU_LFCLKSEL_LFA_LFRCO 0x00000001UL /**< Mode LFRCO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 986 #define _CMU_LFCLKSEL_LFA_LFXO 0x00000002UL /**< Mode LFXO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 987 #define _CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2 0x00000003UL /**< Mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 988 #define CMU_LFCLKSEL_LFA_DISABLED (_CMU_LFCLKSEL_LFA_DISABLED << 0) /**< Shifted mode DISABLED for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 989 #define CMU_LFCLKSEL_LFA_DEFAULT (_CMU_LFCLKSEL_LFA_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 990 #define CMU_LFCLKSEL_LFA_LFRCO (_CMU_LFCLKSEL_LFA_LFRCO << 0) /**< Shifted mode LFRCO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 991 #define CMU_LFCLKSEL_LFA_LFXO (_CMU_LFCLKSEL_LFA_LFXO << 0) /**< Shifted mode LFXO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 992 #define CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2 (_CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2 << 0) /**< Shifted mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 993 #define _CMU_LFCLKSEL_LFB_SHIFT 2 /**< Shift value for CMU_LFB */
Zaitsev 10:41552d038a69 994 #define _CMU_LFCLKSEL_LFB_MASK 0xCUL /**< Bit mask for CMU_LFB */
Zaitsev 10:41552d038a69 995 #define _CMU_LFCLKSEL_LFB_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 996 #define _CMU_LFCLKSEL_LFB_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 997 #define _CMU_LFCLKSEL_LFB_LFRCO 0x00000001UL /**< Mode LFRCO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 998 #define _CMU_LFCLKSEL_LFB_LFXO 0x00000002UL /**< Mode LFXO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 999 #define _CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2 0x00000003UL /**< Mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1000 #define CMU_LFCLKSEL_LFB_DISABLED (_CMU_LFCLKSEL_LFB_DISABLED << 2) /**< Shifted mode DISABLED for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1001 #define CMU_LFCLKSEL_LFB_DEFAULT (_CMU_LFCLKSEL_LFB_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1002 #define CMU_LFCLKSEL_LFB_LFRCO (_CMU_LFCLKSEL_LFB_LFRCO << 2) /**< Shifted mode LFRCO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1003 #define CMU_LFCLKSEL_LFB_LFXO (_CMU_LFCLKSEL_LFB_LFXO << 2) /**< Shifted mode LFXO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1004 #define CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2 (_CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2 << 2) /**< Shifted mode HFCORECLKLEDIV2 for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1005 #define CMU_LFCLKSEL_LFAE (0x1UL << 16) /**< Clock Select for LFA Extended */
Zaitsev 10:41552d038a69 1006 #define _CMU_LFCLKSEL_LFAE_SHIFT 16 /**< Shift value for CMU_LFAE */
Zaitsev 10:41552d038a69 1007 #define _CMU_LFCLKSEL_LFAE_MASK 0x10000UL /**< Bit mask for CMU_LFAE */
Zaitsev 10:41552d038a69 1008 #define _CMU_LFCLKSEL_LFAE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1009 #define _CMU_LFCLKSEL_LFAE_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1010 #define _CMU_LFCLKSEL_LFAE_ULFRCO 0x00000001UL /**< Mode ULFRCO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1011 #define CMU_LFCLKSEL_LFAE_DEFAULT (_CMU_LFCLKSEL_LFAE_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1012 #define CMU_LFCLKSEL_LFAE_DISABLED (_CMU_LFCLKSEL_LFAE_DISABLED << 16) /**< Shifted mode DISABLED for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1013 #define CMU_LFCLKSEL_LFAE_ULFRCO (_CMU_LFCLKSEL_LFAE_ULFRCO << 16) /**< Shifted mode ULFRCO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1014 #define CMU_LFCLKSEL_LFBE (0x1UL << 20) /**< Clock Select for LFB Extended */
Zaitsev 10:41552d038a69 1015 #define _CMU_LFCLKSEL_LFBE_SHIFT 20 /**< Shift value for CMU_LFBE */
Zaitsev 10:41552d038a69 1016 #define _CMU_LFCLKSEL_LFBE_MASK 0x100000UL /**< Bit mask for CMU_LFBE */
Zaitsev 10:41552d038a69 1017 #define _CMU_LFCLKSEL_LFBE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1018 #define _CMU_LFCLKSEL_LFBE_DISABLED 0x00000000UL /**< Mode DISABLED for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1019 #define _CMU_LFCLKSEL_LFBE_ULFRCO 0x00000001UL /**< Mode ULFRCO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1020 #define CMU_LFCLKSEL_LFBE_DEFAULT (_CMU_LFCLKSEL_LFBE_DEFAULT << 20) /**< Shifted mode DEFAULT for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1021 #define CMU_LFCLKSEL_LFBE_DISABLED (_CMU_LFCLKSEL_LFBE_DISABLED << 20) /**< Shifted mode DISABLED for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1022 #define CMU_LFCLKSEL_LFBE_ULFRCO (_CMU_LFCLKSEL_LFBE_ULFRCO << 20) /**< Shifted mode ULFRCO for CMU_LFCLKSEL */
Zaitsev 10:41552d038a69 1023
Zaitsev 10:41552d038a69 1024 /* Bit fields for CMU STATUS */
Zaitsev 10:41552d038a69 1025 #define _CMU_STATUS_RESETVALUE 0x00000403UL /**< Default value for CMU_STATUS */
Zaitsev 10:41552d038a69 1026 #define _CMU_STATUS_MASK 0x00007FFFUL /**< Mask for CMU_STATUS */
Zaitsev 10:41552d038a69 1027 #define CMU_STATUS_HFRCOENS (0x1UL << 0) /**< HFRCO Enable Status */
Zaitsev 10:41552d038a69 1028 #define _CMU_STATUS_HFRCOENS_SHIFT 0 /**< Shift value for CMU_HFRCOENS */
Zaitsev 10:41552d038a69 1029 #define _CMU_STATUS_HFRCOENS_MASK 0x1UL /**< Bit mask for CMU_HFRCOENS */
Zaitsev 10:41552d038a69 1030 #define _CMU_STATUS_HFRCOENS_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1031 #define CMU_STATUS_HFRCOENS_DEFAULT (_CMU_STATUS_HFRCOENS_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1032 #define CMU_STATUS_HFRCORDY (0x1UL << 1) /**< HFRCO Ready */
Zaitsev 10:41552d038a69 1033 #define _CMU_STATUS_HFRCORDY_SHIFT 1 /**< Shift value for CMU_HFRCORDY */
Zaitsev 10:41552d038a69 1034 #define _CMU_STATUS_HFRCORDY_MASK 0x2UL /**< Bit mask for CMU_HFRCORDY */
Zaitsev 10:41552d038a69 1035 #define _CMU_STATUS_HFRCORDY_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1036 #define CMU_STATUS_HFRCORDY_DEFAULT (_CMU_STATUS_HFRCORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1037 #define CMU_STATUS_HFXOENS (0x1UL << 2) /**< HFXO Enable Status */
Zaitsev 10:41552d038a69 1038 #define _CMU_STATUS_HFXOENS_SHIFT 2 /**< Shift value for CMU_HFXOENS */
Zaitsev 10:41552d038a69 1039 #define _CMU_STATUS_HFXOENS_MASK 0x4UL /**< Bit mask for CMU_HFXOENS */
Zaitsev 10:41552d038a69 1040 #define _CMU_STATUS_HFXOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1041 #define CMU_STATUS_HFXOENS_DEFAULT (_CMU_STATUS_HFXOENS_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1042 #define CMU_STATUS_HFXORDY (0x1UL << 3) /**< HFXO Ready */
Zaitsev 10:41552d038a69 1043 #define _CMU_STATUS_HFXORDY_SHIFT 3 /**< Shift value for CMU_HFXORDY */
Zaitsev 10:41552d038a69 1044 #define _CMU_STATUS_HFXORDY_MASK 0x8UL /**< Bit mask for CMU_HFXORDY */
Zaitsev 10:41552d038a69 1045 #define _CMU_STATUS_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1046 #define CMU_STATUS_HFXORDY_DEFAULT (_CMU_STATUS_HFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1047 #define CMU_STATUS_AUXHFRCOENS (0x1UL << 4) /**< AUXHFRCO Enable Status */
Zaitsev 10:41552d038a69 1048 #define _CMU_STATUS_AUXHFRCOENS_SHIFT 4 /**< Shift value for CMU_AUXHFRCOENS */
Zaitsev 10:41552d038a69 1049 #define _CMU_STATUS_AUXHFRCOENS_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCOENS */
Zaitsev 10:41552d038a69 1050 #define _CMU_STATUS_AUXHFRCOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1051 #define CMU_STATUS_AUXHFRCOENS_DEFAULT (_CMU_STATUS_AUXHFRCOENS_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1052 #define CMU_STATUS_AUXHFRCORDY (0x1UL << 5) /**< AUXHFRCO Ready */
Zaitsev 10:41552d038a69 1053 #define _CMU_STATUS_AUXHFRCORDY_SHIFT 5 /**< Shift value for CMU_AUXHFRCORDY */
Zaitsev 10:41552d038a69 1054 #define _CMU_STATUS_AUXHFRCORDY_MASK 0x20UL /**< Bit mask for CMU_AUXHFRCORDY */
Zaitsev 10:41552d038a69 1055 #define _CMU_STATUS_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1056 #define CMU_STATUS_AUXHFRCORDY_DEFAULT (_CMU_STATUS_AUXHFRCORDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1057 #define CMU_STATUS_LFRCOENS (0x1UL << 6) /**< LFRCO Enable Status */
Zaitsev 10:41552d038a69 1058 #define _CMU_STATUS_LFRCOENS_SHIFT 6 /**< Shift value for CMU_LFRCOENS */
Zaitsev 10:41552d038a69 1059 #define _CMU_STATUS_LFRCOENS_MASK 0x40UL /**< Bit mask for CMU_LFRCOENS */
Zaitsev 10:41552d038a69 1060 #define _CMU_STATUS_LFRCOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1061 #define CMU_STATUS_LFRCOENS_DEFAULT (_CMU_STATUS_LFRCOENS_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1062 #define CMU_STATUS_LFRCORDY (0x1UL << 7) /**< LFRCO Ready */
Zaitsev 10:41552d038a69 1063 #define _CMU_STATUS_LFRCORDY_SHIFT 7 /**< Shift value for CMU_LFRCORDY */
Zaitsev 10:41552d038a69 1064 #define _CMU_STATUS_LFRCORDY_MASK 0x80UL /**< Bit mask for CMU_LFRCORDY */
Zaitsev 10:41552d038a69 1065 #define _CMU_STATUS_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1066 #define CMU_STATUS_LFRCORDY_DEFAULT (_CMU_STATUS_LFRCORDY_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1067 #define CMU_STATUS_LFXOENS (0x1UL << 8) /**< LFXO Enable Status */
Zaitsev 10:41552d038a69 1068 #define _CMU_STATUS_LFXOENS_SHIFT 8 /**< Shift value for CMU_LFXOENS */
Zaitsev 10:41552d038a69 1069 #define _CMU_STATUS_LFXOENS_MASK 0x100UL /**< Bit mask for CMU_LFXOENS */
Zaitsev 10:41552d038a69 1070 #define _CMU_STATUS_LFXOENS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1071 #define CMU_STATUS_LFXOENS_DEFAULT (_CMU_STATUS_LFXOENS_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1072 #define CMU_STATUS_LFXORDY (0x1UL << 9) /**< LFXO Ready */
Zaitsev 10:41552d038a69 1073 #define _CMU_STATUS_LFXORDY_SHIFT 9 /**< Shift value for CMU_LFXORDY */
Zaitsev 10:41552d038a69 1074 #define _CMU_STATUS_LFXORDY_MASK 0x200UL /**< Bit mask for CMU_LFXORDY */
Zaitsev 10:41552d038a69 1075 #define _CMU_STATUS_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1076 #define CMU_STATUS_LFXORDY_DEFAULT (_CMU_STATUS_LFXORDY_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1077 #define CMU_STATUS_HFRCOSEL (0x1UL << 10) /**< HFRCO Selected */
Zaitsev 10:41552d038a69 1078 #define _CMU_STATUS_HFRCOSEL_SHIFT 10 /**< Shift value for CMU_HFRCOSEL */
Zaitsev 10:41552d038a69 1079 #define _CMU_STATUS_HFRCOSEL_MASK 0x400UL /**< Bit mask for CMU_HFRCOSEL */
Zaitsev 10:41552d038a69 1080 #define _CMU_STATUS_HFRCOSEL_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1081 #define CMU_STATUS_HFRCOSEL_DEFAULT (_CMU_STATUS_HFRCOSEL_DEFAULT << 10) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1082 #define CMU_STATUS_HFXOSEL (0x1UL << 11) /**< HFXO Selected */
Zaitsev 10:41552d038a69 1083 #define _CMU_STATUS_HFXOSEL_SHIFT 11 /**< Shift value for CMU_HFXOSEL */
Zaitsev 10:41552d038a69 1084 #define _CMU_STATUS_HFXOSEL_MASK 0x800UL /**< Bit mask for CMU_HFXOSEL */
Zaitsev 10:41552d038a69 1085 #define _CMU_STATUS_HFXOSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1086 #define CMU_STATUS_HFXOSEL_DEFAULT (_CMU_STATUS_HFXOSEL_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1087 #define CMU_STATUS_LFRCOSEL (0x1UL << 12) /**< LFRCO Selected */
Zaitsev 10:41552d038a69 1088 #define _CMU_STATUS_LFRCOSEL_SHIFT 12 /**< Shift value for CMU_LFRCOSEL */
Zaitsev 10:41552d038a69 1089 #define _CMU_STATUS_LFRCOSEL_MASK 0x1000UL /**< Bit mask for CMU_LFRCOSEL */
Zaitsev 10:41552d038a69 1090 #define _CMU_STATUS_LFRCOSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1091 #define CMU_STATUS_LFRCOSEL_DEFAULT (_CMU_STATUS_LFRCOSEL_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1092 #define CMU_STATUS_LFXOSEL (0x1UL << 13) /**< LFXO Selected */
Zaitsev 10:41552d038a69 1093 #define _CMU_STATUS_LFXOSEL_SHIFT 13 /**< Shift value for CMU_LFXOSEL */
Zaitsev 10:41552d038a69 1094 #define _CMU_STATUS_LFXOSEL_MASK 0x2000UL /**< Bit mask for CMU_LFXOSEL */
Zaitsev 10:41552d038a69 1095 #define _CMU_STATUS_LFXOSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1096 #define CMU_STATUS_LFXOSEL_DEFAULT (_CMU_STATUS_LFXOSEL_DEFAULT << 13) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1097 #define CMU_STATUS_CALBSY (0x1UL << 14) /**< Calibration Busy */
Zaitsev 10:41552d038a69 1098 #define _CMU_STATUS_CALBSY_SHIFT 14 /**< Shift value for CMU_CALBSY */
Zaitsev 10:41552d038a69 1099 #define _CMU_STATUS_CALBSY_MASK 0x4000UL /**< Bit mask for CMU_CALBSY */
Zaitsev 10:41552d038a69 1100 #define _CMU_STATUS_CALBSY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1101 #define CMU_STATUS_CALBSY_DEFAULT (_CMU_STATUS_CALBSY_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_STATUS */
Zaitsev 10:41552d038a69 1102
Zaitsev 10:41552d038a69 1103 /* Bit fields for CMU IF */
Zaitsev 10:41552d038a69 1104 #define _CMU_IF_RESETVALUE 0x00000001UL /**< Default value for CMU_IF */
Zaitsev 10:41552d038a69 1105 #define _CMU_IF_MASK 0x0000007FUL /**< Mask for CMU_IF */
Zaitsev 10:41552d038a69 1106 #define CMU_IF_HFRCORDY (0x1UL << 0) /**< HFRCO Ready Interrupt Flag */
Zaitsev 10:41552d038a69 1107 #define _CMU_IF_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */
Zaitsev 10:41552d038a69 1108 #define _CMU_IF_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */
Zaitsev 10:41552d038a69 1109 #define _CMU_IF_HFRCORDY_DEFAULT 0x00000001UL /**< Mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1110 #define CMU_IF_HFRCORDY_DEFAULT (_CMU_IF_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1111 #define CMU_IF_HFXORDY (0x1UL << 1) /**< HFXO Ready Interrupt Flag */
Zaitsev 10:41552d038a69 1112 #define _CMU_IF_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */
Zaitsev 10:41552d038a69 1113 #define _CMU_IF_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */
Zaitsev 10:41552d038a69 1114 #define _CMU_IF_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1115 #define CMU_IF_HFXORDY_DEFAULT (_CMU_IF_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1116 #define CMU_IF_LFRCORDY (0x1UL << 2) /**< LFRCO Ready Interrupt Flag */
Zaitsev 10:41552d038a69 1117 #define _CMU_IF_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */
Zaitsev 10:41552d038a69 1118 #define _CMU_IF_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */
Zaitsev 10:41552d038a69 1119 #define _CMU_IF_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1120 #define CMU_IF_LFRCORDY_DEFAULT (_CMU_IF_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1121 #define CMU_IF_LFXORDY (0x1UL << 3) /**< LFXO Ready Interrupt Flag */
Zaitsev 10:41552d038a69 1122 #define _CMU_IF_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */
Zaitsev 10:41552d038a69 1123 #define _CMU_IF_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */
Zaitsev 10:41552d038a69 1124 #define _CMU_IF_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1125 #define CMU_IF_LFXORDY_DEFAULT (_CMU_IF_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1126 #define CMU_IF_AUXHFRCORDY (0x1UL << 4) /**< AUXHFRCO Ready Interrupt Flag */
Zaitsev 10:41552d038a69 1127 #define _CMU_IF_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */
Zaitsev 10:41552d038a69 1128 #define _CMU_IF_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */
Zaitsev 10:41552d038a69 1129 #define _CMU_IF_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1130 #define CMU_IF_AUXHFRCORDY_DEFAULT (_CMU_IF_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1131 #define CMU_IF_CALRDY (0x1UL << 5) /**< Calibration Ready Interrupt Flag */
Zaitsev 10:41552d038a69 1132 #define _CMU_IF_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */
Zaitsev 10:41552d038a69 1133 #define _CMU_IF_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */
Zaitsev 10:41552d038a69 1134 #define _CMU_IF_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1135 #define CMU_IF_CALRDY_DEFAULT (_CMU_IF_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1136 #define CMU_IF_CALOF (0x1UL << 6) /**< Calibration Overflow Interrupt Flag */
Zaitsev 10:41552d038a69 1137 #define _CMU_IF_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */
Zaitsev 10:41552d038a69 1138 #define _CMU_IF_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */
Zaitsev 10:41552d038a69 1139 #define _CMU_IF_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1140 #define CMU_IF_CALOF_DEFAULT (_CMU_IF_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IF */
Zaitsev 10:41552d038a69 1141
Zaitsev 10:41552d038a69 1142 /* Bit fields for CMU IFS */
Zaitsev 10:41552d038a69 1143 #define _CMU_IFS_RESETVALUE 0x00000000UL /**< Default value for CMU_IFS */
Zaitsev 10:41552d038a69 1144 #define _CMU_IFS_MASK 0x0000007FUL /**< Mask for CMU_IFS */
Zaitsev 10:41552d038a69 1145 #define CMU_IFS_HFRCORDY (0x1UL << 0) /**< HFRCO Ready Interrupt Flag Set */
Zaitsev 10:41552d038a69 1146 #define _CMU_IFS_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */
Zaitsev 10:41552d038a69 1147 #define _CMU_IFS_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */
Zaitsev 10:41552d038a69 1148 #define _CMU_IFS_HFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1149 #define CMU_IFS_HFRCORDY_DEFAULT (_CMU_IFS_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1150 #define CMU_IFS_HFXORDY (0x1UL << 1) /**< HFXO Ready Interrupt Flag Set */
Zaitsev 10:41552d038a69 1151 #define _CMU_IFS_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */
Zaitsev 10:41552d038a69 1152 #define _CMU_IFS_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */
Zaitsev 10:41552d038a69 1153 #define _CMU_IFS_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1154 #define CMU_IFS_HFXORDY_DEFAULT (_CMU_IFS_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1155 #define CMU_IFS_LFRCORDY (0x1UL << 2) /**< LFRCO Ready Interrupt Flag Set */
Zaitsev 10:41552d038a69 1156 #define _CMU_IFS_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */
Zaitsev 10:41552d038a69 1157 #define _CMU_IFS_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */
Zaitsev 10:41552d038a69 1158 #define _CMU_IFS_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1159 #define CMU_IFS_LFRCORDY_DEFAULT (_CMU_IFS_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1160 #define CMU_IFS_LFXORDY (0x1UL << 3) /**< LFXO Ready Interrupt Flag Set */
Zaitsev 10:41552d038a69 1161 #define _CMU_IFS_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */
Zaitsev 10:41552d038a69 1162 #define _CMU_IFS_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */
Zaitsev 10:41552d038a69 1163 #define _CMU_IFS_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1164 #define CMU_IFS_LFXORDY_DEFAULT (_CMU_IFS_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1165 #define CMU_IFS_AUXHFRCORDY (0x1UL << 4) /**< AUXHFRCO Ready Interrupt Flag Set */
Zaitsev 10:41552d038a69 1166 #define _CMU_IFS_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */
Zaitsev 10:41552d038a69 1167 #define _CMU_IFS_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */
Zaitsev 10:41552d038a69 1168 #define _CMU_IFS_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1169 #define CMU_IFS_AUXHFRCORDY_DEFAULT (_CMU_IFS_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1170 #define CMU_IFS_CALRDY (0x1UL << 5) /**< Calibration Ready Interrupt Flag Set */
Zaitsev 10:41552d038a69 1171 #define _CMU_IFS_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */
Zaitsev 10:41552d038a69 1172 #define _CMU_IFS_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */
Zaitsev 10:41552d038a69 1173 #define _CMU_IFS_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1174 #define CMU_IFS_CALRDY_DEFAULT (_CMU_IFS_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1175 #define CMU_IFS_CALOF (0x1UL << 6) /**< Calibration Overflow Interrupt Flag Set */
Zaitsev 10:41552d038a69 1176 #define _CMU_IFS_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */
Zaitsev 10:41552d038a69 1177 #define _CMU_IFS_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */
Zaitsev 10:41552d038a69 1178 #define _CMU_IFS_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1179 #define CMU_IFS_CALOF_DEFAULT (_CMU_IFS_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IFS */
Zaitsev 10:41552d038a69 1180
Zaitsev 10:41552d038a69 1181 /* Bit fields for CMU IFC */
Zaitsev 10:41552d038a69 1182 #define _CMU_IFC_RESETVALUE 0x00000000UL /**< Default value for CMU_IFC */
Zaitsev 10:41552d038a69 1183 #define _CMU_IFC_MASK 0x0000007FUL /**< Mask for CMU_IFC */
Zaitsev 10:41552d038a69 1184 #define CMU_IFC_HFRCORDY (0x1UL << 0) /**< HFRCO Ready Interrupt Flag Clear */
Zaitsev 10:41552d038a69 1185 #define _CMU_IFC_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */
Zaitsev 10:41552d038a69 1186 #define _CMU_IFC_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */
Zaitsev 10:41552d038a69 1187 #define _CMU_IFC_HFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1188 #define CMU_IFC_HFRCORDY_DEFAULT (_CMU_IFC_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1189 #define CMU_IFC_HFXORDY (0x1UL << 1) /**< HFXO Ready Interrupt Flag Clear */
Zaitsev 10:41552d038a69 1190 #define _CMU_IFC_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */
Zaitsev 10:41552d038a69 1191 #define _CMU_IFC_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */
Zaitsev 10:41552d038a69 1192 #define _CMU_IFC_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1193 #define CMU_IFC_HFXORDY_DEFAULT (_CMU_IFC_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1194 #define CMU_IFC_LFRCORDY (0x1UL << 2) /**< LFRCO Ready Interrupt Flag Clear */
Zaitsev 10:41552d038a69 1195 #define _CMU_IFC_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */
Zaitsev 10:41552d038a69 1196 #define _CMU_IFC_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */
Zaitsev 10:41552d038a69 1197 #define _CMU_IFC_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1198 #define CMU_IFC_LFRCORDY_DEFAULT (_CMU_IFC_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1199 #define CMU_IFC_LFXORDY (0x1UL << 3) /**< LFXO Ready Interrupt Flag Clear */
Zaitsev 10:41552d038a69 1200 #define _CMU_IFC_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */
Zaitsev 10:41552d038a69 1201 #define _CMU_IFC_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */
Zaitsev 10:41552d038a69 1202 #define _CMU_IFC_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1203 #define CMU_IFC_LFXORDY_DEFAULT (_CMU_IFC_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1204 #define CMU_IFC_AUXHFRCORDY (0x1UL << 4) /**< AUXHFRCO Ready Interrupt Flag Clear */
Zaitsev 10:41552d038a69 1205 #define _CMU_IFC_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */
Zaitsev 10:41552d038a69 1206 #define _CMU_IFC_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */
Zaitsev 10:41552d038a69 1207 #define _CMU_IFC_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1208 #define CMU_IFC_AUXHFRCORDY_DEFAULT (_CMU_IFC_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1209 #define CMU_IFC_CALRDY (0x1UL << 5) /**< Calibration Ready Interrupt Flag Clear */
Zaitsev 10:41552d038a69 1210 #define _CMU_IFC_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */
Zaitsev 10:41552d038a69 1211 #define _CMU_IFC_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */
Zaitsev 10:41552d038a69 1212 #define _CMU_IFC_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1213 #define CMU_IFC_CALRDY_DEFAULT (_CMU_IFC_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1214 #define CMU_IFC_CALOF (0x1UL << 6) /**< Calibration Overflow Interrupt Flag Clear */
Zaitsev 10:41552d038a69 1215 #define _CMU_IFC_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */
Zaitsev 10:41552d038a69 1216 #define _CMU_IFC_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */
Zaitsev 10:41552d038a69 1217 #define _CMU_IFC_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1218 #define CMU_IFC_CALOF_DEFAULT (_CMU_IFC_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IFC */
Zaitsev 10:41552d038a69 1219
Zaitsev 10:41552d038a69 1220 /* Bit fields for CMU IEN */
Zaitsev 10:41552d038a69 1221 #define _CMU_IEN_RESETVALUE 0x00000000UL /**< Default value for CMU_IEN */
Zaitsev 10:41552d038a69 1222 #define _CMU_IEN_MASK 0x0000007FUL /**< Mask for CMU_IEN */
Zaitsev 10:41552d038a69 1223 #define CMU_IEN_HFRCORDY (0x1UL << 0) /**< HFRCO Ready Interrupt Enable */
Zaitsev 10:41552d038a69 1224 #define _CMU_IEN_HFRCORDY_SHIFT 0 /**< Shift value for CMU_HFRCORDY */
Zaitsev 10:41552d038a69 1225 #define _CMU_IEN_HFRCORDY_MASK 0x1UL /**< Bit mask for CMU_HFRCORDY */
Zaitsev 10:41552d038a69 1226 #define _CMU_IEN_HFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1227 #define CMU_IEN_HFRCORDY_DEFAULT (_CMU_IEN_HFRCORDY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1228 #define CMU_IEN_HFXORDY (0x1UL << 1) /**< HFXO Ready Interrupt Enable */
Zaitsev 10:41552d038a69 1229 #define _CMU_IEN_HFXORDY_SHIFT 1 /**< Shift value for CMU_HFXORDY */
Zaitsev 10:41552d038a69 1230 #define _CMU_IEN_HFXORDY_MASK 0x2UL /**< Bit mask for CMU_HFXORDY */
Zaitsev 10:41552d038a69 1231 #define _CMU_IEN_HFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1232 #define CMU_IEN_HFXORDY_DEFAULT (_CMU_IEN_HFXORDY_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1233 #define CMU_IEN_LFRCORDY (0x1UL << 2) /**< LFRCO Ready Interrupt Enable */
Zaitsev 10:41552d038a69 1234 #define _CMU_IEN_LFRCORDY_SHIFT 2 /**< Shift value for CMU_LFRCORDY */
Zaitsev 10:41552d038a69 1235 #define _CMU_IEN_LFRCORDY_MASK 0x4UL /**< Bit mask for CMU_LFRCORDY */
Zaitsev 10:41552d038a69 1236 #define _CMU_IEN_LFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1237 #define CMU_IEN_LFRCORDY_DEFAULT (_CMU_IEN_LFRCORDY_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1238 #define CMU_IEN_LFXORDY (0x1UL << 3) /**< LFXO Ready Interrupt Enable */
Zaitsev 10:41552d038a69 1239 #define _CMU_IEN_LFXORDY_SHIFT 3 /**< Shift value for CMU_LFXORDY */
Zaitsev 10:41552d038a69 1240 #define _CMU_IEN_LFXORDY_MASK 0x8UL /**< Bit mask for CMU_LFXORDY */
Zaitsev 10:41552d038a69 1241 #define _CMU_IEN_LFXORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1242 #define CMU_IEN_LFXORDY_DEFAULT (_CMU_IEN_LFXORDY_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1243 #define CMU_IEN_AUXHFRCORDY (0x1UL << 4) /**< AUXHFRCO Ready Interrupt Enable */
Zaitsev 10:41552d038a69 1244 #define _CMU_IEN_AUXHFRCORDY_SHIFT 4 /**< Shift value for CMU_AUXHFRCORDY */
Zaitsev 10:41552d038a69 1245 #define _CMU_IEN_AUXHFRCORDY_MASK 0x10UL /**< Bit mask for CMU_AUXHFRCORDY */
Zaitsev 10:41552d038a69 1246 #define _CMU_IEN_AUXHFRCORDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1247 #define CMU_IEN_AUXHFRCORDY_DEFAULT (_CMU_IEN_AUXHFRCORDY_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1248 #define CMU_IEN_CALRDY (0x1UL << 5) /**< Calibration Ready Interrupt Enable */
Zaitsev 10:41552d038a69 1249 #define _CMU_IEN_CALRDY_SHIFT 5 /**< Shift value for CMU_CALRDY */
Zaitsev 10:41552d038a69 1250 #define _CMU_IEN_CALRDY_MASK 0x20UL /**< Bit mask for CMU_CALRDY */
Zaitsev 10:41552d038a69 1251 #define _CMU_IEN_CALRDY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1252 #define CMU_IEN_CALRDY_DEFAULT (_CMU_IEN_CALRDY_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1253 #define CMU_IEN_CALOF (0x1UL << 6) /**< Calibration Overflow Interrupt Enable */
Zaitsev 10:41552d038a69 1254 #define _CMU_IEN_CALOF_SHIFT 6 /**< Shift value for CMU_CALOF */
Zaitsev 10:41552d038a69 1255 #define _CMU_IEN_CALOF_MASK 0x40UL /**< Bit mask for CMU_CALOF */
Zaitsev 10:41552d038a69 1256 #define _CMU_IEN_CALOF_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1257 #define CMU_IEN_CALOF_DEFAULT (_CMU_IEN_CALOF_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_IEN */
Zaitsev 10:41552d038a69 1258
Zaitsev 10:41552d038a69 1259 /* Bit fields for CMU HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1260 #define _CMU_HFCORECLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1261 #define _CMU_HFCORECLKEN0_MASK 0x00000033UL /**< Mask for CMU_HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1262 #define CMU_HFCORECLKEN0_DMA (0x1UL << 0) /**< Direct Memory Access Controller Clock Enable */
Zaitsev 10:41552d038a69 1263 #define _CMU_HFCORECLKEN0_DMA_SHIFT 0 /**< Shift value for CMU_DMA */
Zaitsev 10:41552d038a69 1264 #define _CMU_HFCORECLKEN0_DMA_MASK 0x1UL /**< Bit mask for CMU_DMA */
Zaitsev 10:41552d038a69 1265 #define _CMU_HFCORECLKEN0_DMA_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1266 #define CMU_HFCORECLKEN0_DMA_DEFAULT (_CMU_HFCORECLKEN0_DMA_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1267 #define CMU_HFCORECLKEN0_AES (0x1UL << 1) /**< Advanced Encryption Standard Accelerator Clock Enable */
Zaitsev 10:41552d038a69 1268 #define _CMU_HFCORECLKEN0_AES_SHIFT 1 /**< Shift value for CMU_AES */
Zaitsev 10:41552d038a69 1269 #define _CMU_HFCORECLKEN0_AES_MASK 0x2UL /**< Bit mask for CMU_AES */
Zaitsev 10:41552d038a69 1270 #define _CMU_HFCORECLKEN0_AES_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1271 #define CMU_HFCORECLKEN0_AES_DEFAULT (_CMU_HFCORECLKEN0_AES_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1272 #define CMU_HFCORECLKEN0_LE (0x1UL << 4) /**< Low Energy Peripheral Interface Clock Enable */
Zaitsev 10:41552d038a69 1273 #define _CMU_HFCORECLKEN0_LE_SHIFT 4 /**< Shift value for CMU_LE */
Zaitsev 10:41552d038a69 1274 #define _CMU_HFCORECLKEN0_LE_MASK 0x10UL /**< Bit mask for CMU_LE */
Zaitsev 10:41552d038a69 1275 #define _CMU_HFCORECLKEN0_LE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1276 #define CMU_HFCORECLKEN0_LE_DEFAULT (_CMU_HFCORECLKEN0_LE_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1277 #define CMU_HFCORECLKEN0_EBI (0x1UL << 5) /**< External Bus Interface Clock Enable */
Zaitsev 10:41552d038a69 1278 #define _CMU_HFCORECLKEN0_EBI_SHIFT 5 /**< Shift value for CMU_EBI */
Zaitsev 10:41552d038a69 1279 #define _CMU_HFCORECLKEN0_EBI_MASK 0x20UL /**< Bit mask for CMU_EBI */
Zaitsev 10:41552d038a69 1280 #define _CMU_HFCORECLKEN0_EBI_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1281 #define CMU_HFCORECLKEN0_EBI_DEFAULT (_CMU_HFCORECLKEN0_EBI_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_HFCORECLKEN0 */
Zaitsev 10:41552d038a69 1282
Zaitsev 10:41552d038a69 1283 /* Bit fields for CMU HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1284 #define _CMU_HFPERCLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1285 #define _CMU_HFPERCLKEN0_MASK 0x0003FFFFUL /**< Mask for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1286 #define CMU_HFPERCLKEN0_USART0 (0x1UL << 0) /**< Universal Synchronous/Asynchronous Receiver/Transmitter 0 Clock Enable */
Zaitsev 10:41552d038a69 1287 #define _CMU_HFPERCLKEN0_USART0_SHIFT 0 /**< Shift value for CMU_USART0 */
Zaitsev 10:41552d038a69 1288 #define _CMU_HFPERCLKEN0_USART0_MASK 0x1UL /**< Bit mask for CMU_USART0 */
Zaitsev 10:41552d038a69 1289 #define _CMU_HFPERCLKEN0_USART0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1290 #define CMU_HFPERCLKEN0_USART0_DEFAULT (_CMU_HFPERCLKEN0_USART0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1291 #define CMU_HFPERCLKEN0_USART1 (0x1UL << 1) /**< Universal Synchronous/Asynchronous Receiver/Transmitter 1 Clock Enable */
Zaitsev 10:41552d038a69 1292 #define _CMU_HFPERCLKEN0_USART1_SHIFT 1 /**< Shift value for CMU_USART1 */
Zaitsev 10:41552d038a69 1293 #define _CMU_HFPERCLKEN0_USART1_MASK 0x2UL /**< Bit mask for CMU_USART1 */
Zaitsev 10:41552d038a69 1294 #define _CMU_HFPERCLKEN0_USART1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1295 #define CMU_HFPERCLKEN0_USART1_DEFAULT (_CMU_HFPERCLKEN0_USART1_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1296 #define CMU_HFPERCLKEN0_USART2 (0x1UL << 2) /**< Universal Synchronous/Asynchronous Receiver/Transmitter 2 Clock Enable */
Zaitsev 10:41552d038a69 1297 #define _CMU_HFPERCLKEN0_USART2_SHIFT 2 /**< Shift value for CMU_USART2 */
Zaitsev 10:41552d038a69 1298 #define _CMU_HFPERCLKEN0_USART2_MASK 0x4UL /**< Bit mask for CMU_USART2 */
Zaitsev 10:41552d038a69 1299 #define _CMU_HFPERCLKEN0_USART2_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1300 #define CMU_HFPERCLKEN0_USART2_DEFAULT (_CMU_HFPERCLKEN0_USART2_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1301 #define CMU_HFPERCLKEN0_UART0 (0x1UL << 3) /**< Universal Asynchronous Receiver/Transmitter 0 Clock Enable */
Zaitsev 10:41552d038a69 1302 #define _CMU_HFPERCLKEN0_UART0_SHIFT 3 /**< Shift value for CMU_UART0 */
Zaitsev 10:41552d038a69 1303 #define _CMU_HFPERCLKEN0_UART0_MASK 0x8UL /**< Bit mask for CMU_UART0 */
Zaitsev 10:41552d038a69 1304 #define _CMU_HFPERCLKEN0_UART0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1305 #define CMU_HFPERCLKEN0_UART0_DEFAULT (_CMU_HFPERCLKEN0_UART0_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1306 #define CMU_HFPERCLKEN0_UART1 (0x1UL << 4) /**< Universal Asynchronous Receiver/Transmitter 1 Clock Enable */
Zaitsev 10:41552d038a69 1307 #define _CMU_HFPERCLKEN0_UART1_SHIFT 4 /**< Shift value for CMU_UART1 */
Zaitsev 10:41552d038a69 1308 #define _CMU_HFPERCLKEN0_UART1_MASK 0x10UL /**< Bit mask for CMU_UART1 */
Zaitsev 10:41552d038a69 1309 #define _CMU_HFPERCLKEN0_UART1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1310 #define CMU_HFPERCLKEN0_UART1_DEFAULT (_CMU_HFPERCLKEN0_UART1_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1311 #define CMU_HFPERCLKEN0_TIMER0 (0x1UL << 5) /**< Timer 0 Clock Enable */
Zaitsev 10:41552d038a69 1312 #define _CMU_HFPERCLKEN0_TIMER0_SHIFT 5 /**< Shift value for CMU_TIMER0 */
Zaitsev 10:41552d038a69 1313 #define _CMU_HFPERCLKEN0_TIMER0_MASK 0x20UL /**< Bit mask for CMU_TIMER0 */
Zaitsev 10:41552d038a69 1314 #define _CMU_HFPERCLKEN0_TIMER0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1315 #define CMU_HFPERCLKEN0_TIMER0_DEFAULT (_CMU_HFPERCLKEN0_TIMER0_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1316 #define CMU_HFPERCLKEN0_TIMER1 (0x1UL << 6) /**< Timer 1 Clock Enable */
Zaitsev 10:41552d038a69 1317 #define _CMU_HFPERCLKEN0_TIMER1_SHIFT 6 /**< Shift value for CMU_TIMER1 */
Zaitsev 10:41552d038a69 1318 #define _CMU_HFPERCLKEN0_TIMER1_MASK 0x40UL /**< Bit mask for CMU_TIMER1 */
Zaitsev 10:41552d038a69 1319 #define _CMU_HFPERCLKEN0_TIMER1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1320 #define CMU_HFPERCLKEN0_TIMER1_DEFAULT (_CMU_HFPERCLKEN0_TIMER1_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1321 #define CMU_HFPERCLKEN0_TIMER2 (0x1UL << 7) /**< Timer 2 Clock Enable */
Zaitsev 10:41552d038a69 1322 #define _CMU_HFPERCLKEN0_TIMER2_SHIFT 7 /**< Shift value for CMU_TIMER2 */
Zaitsev 10:41552d038a69 1323 #define _CMU_HFPERCLKEN0_TIMER2_MASK 0x80UL /**< Bit mask for CMU_TIMER2 */
Zaitsev 10:41552d038a69 1324 #define _CMU_HFPERCLKEN0_TIMER2_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1325 #define CMU_HFPERCLKEN0_TIMER2_DEFAULT (_CMU_HFPERCLKEN0_TIMER2_DEFAULT << 7) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1326 #define CMU_HFPERCLKEN0_TIMER3 (0x1UL << 8) /**< Timer 3 Clock Enable */
Zaitsev 10:41552d038a69 1327 #define _CMU_HFPERCLKEN0_TIMER3_SHIFT 8 /**< Shift value for CMU_TIMER3 */
Zaitsev 10:41552d038a69 1328 #define _CMU_HFPERCLKEN0_TIMER3_MASK 0x100UL /**< Bit mask for CMU_TIMER3 */
Zaitsev 10:41552d038a69 1329 #define _CMU_HFPERCLKEN0_TIMER3_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1330 #define CMU_HFPERCLKEN0_TIMER3_DEFAULT (_CMU_HFPERCLKEN0_TIMER3_DEFAULT << 8) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1331 #define CMU_HFPERCLKEN0_ACMP0 (0x1UL << 9) /**< Analog Comparator 0 Clock Enable */
Zaitsev 10:41552d038a69 1332 #define _CMU_HFPERCLKEN0_ACMP0_SHIFT 9 /**< Shift value for CMU_ACMP0 */
Zaitsev 10:41552d038a69 1333 #define _CMU_HFPERCLKEN0_ACMP0_MASK 0x200UL /**< Bit mask for CMU_ACMP0 */
Zaitsev 10:41552d038a69 1334 #define _CMU_HFPERCLKEN0_ACMP0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1335 #define CMU_HFPERCLKEN0_ACMP0_DEFAULT (_CMU_HFPERCLKEN0_ACMP0_DEFAULT << 9) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1336 #define CMU_HFPERCLKEN0_ACMP1 (0x1UL << 10) /**< Analog Comparator 1 Clock Enable */
Zaitsev 10:41552d038a69 1337 #define _CMU_HFPERCLKEN0_ACMP1_SHIFT 10 /**< Shift value for CMU_ACMP1 */
Zaitsev 10:41552d038a69 1338 #define _CMU_HFPERCLKEN0_ACMP1_MASK 0x400UL /**< Bit mask for CMU_ACMP1 */
Zaitsev 10:41552d038a69 1339 #define _CMU_HFPERCLKEN0_ACMP1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1340 #define CMU_HFPERCLKEN0_ACMP1_DEFAULT (_CMU_HFPERCLKEN0_ACMP1_DEFAULT << 10) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1341 #define CMU_HFPERCLKEN0_I2C0 (0x1UL << 11) /**< I2C 0 Clock Enable */
Zaitsev 10:41552d038a69 1342 #define _CMU_HFPERCLKEN0_I2C0_SHIFT 11 /**< Shift value for CMU_I2C0 */
Zaitsev 10:41552d038a69 1343 #define _CMU_HFPERCLKEN0_I2C0_MASK 0x800UL /**< Bit mask for CMU_I2C0 */
Zaitsev 10:41552d038a69 1344 #define _CMU_HFPERCLKEN0_I2C0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1345 #define CMU_HFPERCLKEN0_I2C0_DEFAULT (_CMU_HFPERCLKEN0_I2C0_DEFAULT << 11) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1346 #define CMU_HFPERCLKEN0_I2C1 (0x1UL << 12) /**< I2C 1 Clock Enable */
Zaitsev 10:41552d038a69 1347 #define _CMU_HFPERCLKEN0_I2C1_SHIFT 12 /**< Shift value for CMU_I2C1 */
Zaitsev 10:41552d038a69 1348 #define _CMU_HFPERCLKEN0_I2C1_MASK 0x1000UL /**< Bit mask for CMU_I2C1 */
Zaitsev 10:41552d038a69 1349 #define _CMU_HFPERCLKEN0_I2C1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1350 #define CMU_HFPERCLKEN0_I2C1_DEFAULT (_CMU_HFPERCLKEN0_I2C1_DEFAULT << 12) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1351 #define CMU_HFPERCLKEN0_GPIO (0x1UL << 13) /**< General purpose Input/Output Clock Enable */
Zaitsev 10:41552d038a69 1352 #define _CMU_HFPERCLKEN0_GPIO_SHIFT 13 /**< Shift value for CMU_GPIO */
Zaitsev 10:41552d038a69 1353 #define _CMU_HFPERCLKEN0_GPIO_MASK 0x2000UL /**< Bit mask for CMU_GPIO */
Zaitsev 10:41552d038a69 1354 #define _CMU_HFPERCLKEN0_GPIO_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1355 #define CMU_HFPERCLKEN0_GPIO_DEFAULT (_CMU_HFPERCLKEN0_GPIO_DEFAULT << 13) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1356 #define CMU_HFPERCLKEN0_VCMP (0x1UL << 14) /**< Voltage Comparator Clock Enable */
Zaitsev 10:41552d038a69 1357 #define _CMU_HFPERCLKEN0_VCMP_SHIFT 14 /**< Shift value for CMU_VCMP */
Zaitsev 10:41552d038a69 1358 #define _CMU_HFPERCLKEN0_VCMP_MASK 0x4000UL /**< Bit mask for CMU_VCMP */
Zaitsev 10:41552d038a69 1359 #define _CMU_HFPERCLKEN0_VCMP_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1360 #define CMU_HFPERCLKEN0_VCMP_DEFAULT (_CMU_HFPERCLKEN0_VCMP_DEFAULT << 14) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1361 #define CMU_HFPERCLKEN0_PRS (0x1UL << 15) /**< Peripheral Reflex System Clock Enable */
Zaitsev 10:41552d038a69 1362 #define _CMU_HFPERCLKEN0_PRS_SHIFT 15 /**< Shift value for CMU_PRS */
Zaitsev 10:41552d038a69 1363 #define _CMU_HFPERCLKEN0_PRS_MASK 0x8000UL /**< Bit mask for CMU_PRS */
Zaitsev 10:41552d038a69 1364 #define _CMU_HFPERCLKEN0_PRS_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1365 #define CMU_HFPERCLKEN0_PRS_DEFAULT (_CMU_HFPERCLKEN0_PRS_DEFAULT << 15) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1366 #define CMU_HFPERCLKEN0_ADC0 (0x1UL << 16) /**< Analog to Digital Converter 0 Clock Enable */
Zaitsev 10:41552d038a69 1367 #define _CMU_HFPERCLKEN0_ADC0_SHIFT 16 /**< Shift value for CMU_ADC0 */
Zaitsev 10:41552d038a69 1368 #define _CMU_HFPERCLKEN0_ADC0_MASK 0x10000UL /**< Bit mask for CMU_ADC0 */
Zaitsev 10:41552d038a69 1369 #define _CMU_HFPERCLKEN0_ADC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1370 #define CMU_HFPERCLKEN0_ADC0_DEFAULT (_CMU_HFPERCLKEN0_ADC0_DEFAULT << 16) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1371 #define CMU_HFPERCLKEN0_DAC0 (0x1UL << 17) /**< Digital to Analog Converter 0 Clock Enable */
Zaitsev 10:41552d038a69 1372 #define _CMU_HFPERCLKEN0_DAC0_SHIFT 17 /**< Shift value for CMU_DAC0 */
Zaitsev 10:41552d038a69 1373 #define _CMU_HFPERCLKEN0_DAC0_MASK 0x20000UL /**< Bit mask for CMU_DAC0 */
Zaitsev 10:41552d038a69 1374 #define _CMU_HFPERCLKEN0_DAC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1375 #define CMU_HFPERCLKEN0_DAC0_DEFAULT (_CMU_HFPERCLKEN0_DAC0_DEFAULT << 17) /**< Shifted mode DEFAULT for CMU_HFPERCLKEN0 */
Zaitsev 10:41552d038a69 1376
Zaitsev 10:41552d038a69 1377 /* Bit fields for CMU SYNCBUSY */
Zaitsev 10:41552d038a69 1378 #define _CMU_SYNCBUSY_RESETVALUE 0x00000000UL /**< Default value for CMU_SYNCBUSY */
Zaitsev 10:41552d038a69 1379 #define _CMU_SYNCBUSY_MASK 0x00000055UL /**< Mask for CMU_SYNCBUSY */
Zaitsev 10:41552d038a69 1380 #define CMU_SYNCBUSY_LFACLKEN0 (0x1UL << 0) /**< Low Frequency A Clock Enable 0 Busy */
Zaitsev 10:41552d038a69 1381 #define _CMU_SYNCBUSY_LFACLKEN0_SHIFT 0 /**< Shift value for CMU_LFACLKEN0 */
Zaitsev 10:41552d038a69 1382 #define _CMU_SYNCBUSY_LFACLKEN0_MASK 0x1UL /**< Bit mask for CMU_LFACLKEN0 */
Zaitsev 10:41552d038a69 1383 #define _CMU_SYNCBUSY_LFACLKEN0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */
Zaitsev 10:41552d038a69 1384 #define CMU_SYNCBUSY_LFACLKEN0_DEFAULT (_CMU_SYNCBUSY_LFACLKEN0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */
Zaitsev 10:41552d038a69 1385 #define CMU_SYNCBUSY_LFAPRESC0 (0x1UL << 2) /**< Low Frequency A Prescaler 0 Busy */
Zaitsev 10:41552d038a69 1386 #define _CMU_SYNCBUSY_LFAPRESC0_SHIFT 2 /**< Shift value for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1387 #define _CMU_SYNCBUSY_LFAPRESC0_MASK 0x4UL /**< Bit mask for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1388 #define _CMU_SYNCBUSY_LFAPRESC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */
Zaitsev 10:41552d038a69 1389 #define CMU_SYNCBUSY_LFAPRESC0_DEFAULT (_CMU_SYNCBUSY_LFAPRESC0_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */
Zaitsev 10:41552d038a69 1390 #define CMU_SYNCBUSY_LFBCLKEN0 (0x1UL << 4) /**< Low Frequency B Clock Enable 0 Busy */
Zaitsev 10:41552d038a69 1391 #define _CMU_SYNCBUSY_LFBCLKEN0_SHIFT 4 /**< Shift value for CMU_LFBCLKEN0 */
Zaitsev 10:41552d038a69 1392 #define _CMU_SYNCBUSY_LFBCLKEN0_MASK 0x10UL /**< Bit mask for CMU_LFBCLKEN0 */
Zaitsev 10:41552d038a69 1393 #define _CMU_SYNCBUSY_LFBCLKEN0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */
Zaitsev 10:41552d038a69 1394 #define CMU_SYNCBUSY_LFBCLKEN0_DEFAULT (_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */
Zaitsev 10:41552d038a69 1395 #define CMU_SYNCBUSY_LFBPRESC0 (0x1UL << 6) /**< Low Frequency B Prescaler 0 Busy */
Zaitsev 10:41552d038a69 1396 #define _CMU_SYNCBUSY_LFBPRESC0_SHIFT 6 /**< Shift value for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1397 #define _CMU_SYNCBUSY_LFBPRESC0_MASK 0x40UL /**< Bit mask for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1398 #define _CMU_SYNCBUSY_LFBPRESC0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_SYNCBUSY */
Zaitsev 10:41552d038a69 1399 #define CMU_SYNCBUSY_LFBPRESC0_DEFAULT (_CMU_SYNCBUSY_LFBPRESC0_DEFAULT << 6) /**< Shifted mode DEFAULT for CMU_SYNCBUSY */
Zaitsev 10:41552d038a69 1400
Zaitsev 10:41552d038a69 1401 /* Bit fields for CMU FREEZE */
Zaitsev 10:41552d038a69 1402 #define _CMU_FREEZE_RESETVALUE 0x00000000UL /**< Default value for CMU_FREEZE */
Zaitsev 10:41552d038a69 1403 #define _CMU_FREEZE_MASK 0x00000001UL /**< Mask for CMU_FREEZE */
Zaitsev 10:41552d038a69 1404 #define CMU_FREEZE_REGFREEZE (0x1UL << 0) /**< Register Update Freeze */
Zaitsev 10:41552d038a69 1405 #define _CMU_FREEZE_REGFREEZE_SHIFT 0 /**< Shift value for CMU_REGFREEZE */
Zaitsev 10:41552d038a69 1406 #define _CMU_FREEZE_REGFREEZE_MASK 0x1UL /**< Bit mask for CMU_REGFREEZE */
Zaitsev 10:41552d038a69 1407 #define _CMU_FREEZE_REGFREEZE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_FREEZE */
Zaitsev 10:41552d038a69 1408 #define _CMU_FREEZE_REGFREEZE_UPDATE 0x00000000UL /**< Mode UPDATE for CMU_FREEZE */
Zaitsev 10:41552d038a69 1409 #define _CMU_FREEZE_REGFREEZE_FREEZE 0x00000001UL /**< Mode FREEZE for CMU_FREEZE */
Zaitsev 10:41552d038a69 1410 #define CMU_FREEZE_REGFREEZE_DEFAULT (_CMU_FREEZE_REGFREEZE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_FREEZE */
Zaitsev 10:41552d038a69 1411 #define CMU_FREEZE_REGFREEZE_UPDATE (_CMU_FREEZE_REGFREEZE_UPDATE << 0) /**< Shifted mode UPDATE for CMU_FREEZE */
Zaitsev 10:41552d038a69 1412 #define CMU_FREEZE_REGFREEZE_FREEZE (_CMU_FREEZE_REGFREEZE_FREEZE << 0) /**< Shifted mode FREEZE for CMU_FREEZE */
Zaitsev 10:41552d038a69 1413
Zaitsev 10:41552d038a69 1414 /* Bit fields for CMU LFACLKEN0 */
Zaitsev 10:41552d038a69 1415 #define _CMU_LFACLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFACLKEN0 */
Zaitsev 10:41552d038a69 1416 #define _CMU_LFACLKEN0_MASK 0x00000007UL /**< Mask for CMU_LFACLKEN0 */
Zaitsev 10:41552d038a69 1417 #define CMU_LFACLKEN0_LESENSE (0x1UL << 0) /**< Low Energy Sensor Interface Clock Enable */
Zaitsev 10:41552d038a69 1418 #define _CMU_LFACLKEN0_LESENSE_SHIFT 0 /**< Shift value for CMU_LESENSE */
Zaitsev 10:41552d038a69 1419 #define _CMU_LFACLKEN0_LESENSE_MASK 0x1UL /**< Bit mask for CMU_LESENSE */
Zaitsev 10:41552d038a69 1420 #define _CMU_LFACLKEN0_LESENSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFACLKEN0 */
Zaitsev 10:41552d038a69 1421 #define CMU_LFACLKEN0_LESENSE_DEFAULT (_CMU_LFACLKEN0_LESENSE_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFACLKEN0 */
Zaitsev 10:41552d038a69 1422 #define CMU_LFACLKEN0_RTC (0x1UL << 1) /**< Real-Time Counter Clock Enable */
Zaitsev 10:41552d038a69 1423 #define _CMU_LFACLKEN0_RTC_SHIFT 1 /**< Shift value for CMU_RTC */
Zaitsev 10:41552d038a69 1424 #define _CMU_LFACLKEN0_RTC_MASK 0x2UL /**< Bit mask for CMU_RTC */
Zaitsev 10:41552d038a69 1425 #define _CMU_LFACLKEN0_RTC_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFACLKEN0 */
Zaitsev 10:41552d038a69 1426 #define CMU_LFACLKEN0_RTC_DEFAULT (_CMU_LFACLKEN0_RTC_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_LFACLKEN0 */
Zaitsev 10:41552d038a69 1427 #define CMU_LFACLKEN0_LETIMER0 (0x1UL << 2) /**< Low Energy Timer 0 Clock Enable */
Zaitsev 10:41552d038a69 1428 #define _CMU_LFACLKEN0_LETIMER0_SHIFT 2 /**< Shift value for CMU_LETIMER0 */
Zaitsev 10:41552d038a69 1429 #define _CMU_LFACLKEN0_LETIMER0_MASK 0x4UL /**< Bit mask for CMU_LETIMER0 */
Zaitsev 10:41552d038a69 1430 #define _CMU_LFACLKEN0_LETIMER0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFACLKEN0 */
Zaitsev 10:41552d038a69 1431 #define CMU_LFACLKEN0_LETIMER0_DEFAULT (_CMU_LFACLKEN0_LETIMER0_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_LFACLKEN0 */
Zaitsev 10:41552d038a69 1432
Zaitsev 10:41552d038a69 1433 /* Bit fields for CMU LFBCLKEN0 */
Zaitsev 10:41552d038a69 1434 #define _CMU_LFBCLKEN0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFBCLKEN0 */
Zaitsev 10:41552d038a69 1435 #define _CMU_LFBCLKEN0_MASK 0x00000003UL /**< Mask for CMU_LFBCLKEN0 */
Zaitsev 10:41552d038a69 1436 #define CMU_LFBCLKEN0_LEUART0 (0x1UL << 0) /**< Low Energy UART 0 Clock Enable */
Zaitsev 10:41552d038a69 1437 #define _CMU_LFBCLKEN0_LEUART0_SHIFT 0 /**< Shift value for CMU_LEUART0 */
Zaitsev 10:41552d038a69 1438 #define _CMU_LFBCLKEN0_LEUART0_MASK 0x1UL /**< Bit mask for CMU_LEUART0 */
Zaitsev 10:41552d038a69 1439 #define _CMU_LFBCLKEN0_LEUART0_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFBCLKEN0 */
Zaitsev 10:41552d038a69 1440 #define CMU_LFBCLKEN0_LEUART0_DEFAULT (_CMU_LFBCLKEN0_LEUART0_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LFBCLKEN0 */
Zaitsev 10:41552d038a69 1441 #define CMU_LFBCLKEN0_LEUART1 (0x1UL << 1) /**< Low Energy UART 1 Clock Enable */
Zaitsev 10:41552d038a69 1442 #define _CMU_LFBCLKEN0_LEUART1_SHIFT 1 /**< Shift value for CMU_LEUART1 */
Zaitsev 10:41552d038a69 1443 #define _CMU_LFBCLKEN0_LEUART1_MASK 0x2UL /**< Bit mask for CMU_LEUART1 */
Zaitsev 10:41552d038a69 1444 #define _CMU_LFBCLKEN0_LEUART1_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LFBCLKEN0 */
Zaitsev 10:41552d038a69 1445 #define CMU_LFBCLKEN0_LEUART1_DEFAULT (_CMU_LFBCLKEN0_LEUART1_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_LFBCLKEN0 */
Zaitsev 10:41552d038a69 1446
Zaitsev 10:41552d038a69 1447 /* Bit fields for CMU LFAPRESC0 */
Zaitsev 10:41552d038a69 1448 #define _CMU_LFAPRESC0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1449 #define _CMU_LFAPRESC0_MASK 0x00000FF3UL /**< Mask for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1450 #define _CMU_LFAPRESC0_LESENSE_SHIFT 0 /**< Shift value for CMU_LESENSE */
Zaitsev 10:41552d038a69 1451 #define _CMU_LFAPRESC0_LESENSE_MASK 0x3UL /**< Bit mask for CMU_LESENSE */
Zaitsev 10:41552d038a69 1452 #define _CMU_LFAPRESC0_LESENSE_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1453 #define _CMU_LFAPRESC0_LESENSE_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1454 #define _CMU_LFAPRESC0_LESENSE_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1455 #define _CMU_LFAPRESC0_LESENSE_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1456 #define CMU_LFAPRESC0_LESENSE_DIV1 (_CMU_LFAPRESC0_LESENSE_DIV1 << 0) /**< Shifted mode DIV1 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1457 #define CMU_LFAPRESC0_LESENSE_DIV2 (_CMU_LFAPRESC0_LESENSE_DIV2 << 0) /**< Shifted mode DIV2 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1458 #define CMU_LFAPRESC0_LESENSE_DIV4 (_CMU_LFAPRESC0_LESENSE_DIV4 << 0) /**< Shifted mode DIV4 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1459 #define CMU_LFAPRESC0_LESENSE_DIV8 (_CMU_LFAPRESC0_LESENSE_DIV8 << 0) /**< Shifted mode DIV8 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1460 #define _CMU_LFAPRESC0_RTC_SHIFT 4 /**< Shift value for CMU_RTC */
Zaitsev 10:41552d038a69 1461 #define _CMU_LFAPRESC0_RTC_MASK 0xF0UL /**< Bit mask for CMU_RTC */
Zaitsev 10:41552d038a69 1462 #define _CMU_LFAPRESC0_RTC_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1463 #define _CMU_LFAPRESC0_RTC_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1464 #define _CMU_LFAPRESC0_RTC_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1465 #define _CMU_LFAPRESC0_RTC_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1466 #define _CMU_LFAPRESC0_RTC_DIV16 0x00000004UL /**< Mode DIV16 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1467 #define _CMU_LFAPRESC0_RTC_DIV32 0x00000005UL /**< Mode DIV32 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1468 #define _CMU_LFAPRESC0_RTC_DIV64 0x00000006UL /**< Mode DIV64 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1469 #define _CMU_LFAPRESC0_RTC_DIV128 0x00000007UL /**< Mode DIV128 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1470 #define _CMU_LFAPRESC0_RTC_DIV256 0x00000008UL /**< Mode DIV256 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1471 #define _CMU_LFAPRESC0_RTC_DIV512 0x00000009UL /**< Mode DIV512 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1472 #define _CMU_LFAPRESC0_RTC_DIV1024 0x0000000AUL /**< Mode DIV1024 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1473 #define _CMU_LFAPRESC0_RTC_DIV2048 0x0000000BUL /**< Mode DIV2048 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1474 #define _CMU_LFAPRESC0_RTC_DIV4096 0x0000000CUL /**< Mode DIV4096 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1475 #define _CMU_LFAPRESC0_RTC_DIV8192 0x0000000DUL /**< Mode DIV8192 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1476 #define _CMU_LFAPRESC0_RTC_DIV16384 0x0000000EUL /**< Mode DIV16384 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1477 #define _CMU_LFAPRESC0_RTC_DIV32768 0x0000000FUL /**< Mode DIV32768 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1478 #define CMU_LFAPRESC0_RTC_DIV1 (_CMU_LFAPRESC0_RTC_DIV1 << 4) /**< Shifted mode DIV1 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1479 #define CMU_LFAPRESC0_RTC_DIV2 (_CMU_LFAPRESC0_RTC_DIV2 << 4) /**< Shifted mode DIV2 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1480 #define CMU_LFAPRESC0_RTC_DIV4 (_CMU_LFAPRESC0_RTC_DIV4 << 4) /**< Shifted mode DIV4 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1481 #define CMU_LFAPRESC0_RTC_DIV8 (_CMU_LFAPRESC0_RTC_DIV8 << 4) /**< Shifted mode DIV8 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1482 #define CMU_LFAPRESC0_RTC_DIV16 (_CMU_LFAPRESC0_RTC_DIV16 << 4) /**< Shifted mode DIV16 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1483 #define CMU_LFAPRESC0_RTC_DIV32 (_CMU_LFAPRESC0_RTC_DIV32 << 4) /**< Shifted mode DIV32 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1484 #define CMU_LFAPRESC0_RTC_DIV64 (_CMU_LFAPRESC0_RTC_DIV64 << 4) /**< Shifted mode DIV64 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1485 #define CMU_LFAPRESC0_RTC_DIV128 (_CMU_LFAPRESC0_RTC_DIV128 << 4) /**< Shifted mode DIV128 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1486 #define CMU_LFAPRESC0_RTC_DIV256 (_CMU_LFAPRESC0_RTC_DIV256 << 4) /**< Shifted mode DIV256 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1487 #define CMU_LFAPRESC0_RTC_DIV512 (_CMU_LFAPRESC0_RTC_DIV512 << 4) /**< Shifted mode DIV512 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1488 #define CMU_LFAPRESC0_RTC_DIV1024 (_CMU_LFAPRESC0_RTC_DIV1024 << 4) /**< Shifted mode DIV1024 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1489 #define CMU_LFAPRESC0_RTC_DIV2048 (_CMU_LFAPRESC0_RTC_DIV2048 << 4) /**< Shifted mode DIV2048 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1490 #define CMU_LFAPRESC0_RTC_DIV4096 (_CMU_LFAPRESC0_RTC_DIV4096 << 4) /**< Shifted mode DIV4096 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1491 #define CMU_LFAPRESC0_RTC_DIV8192 (_CMU_LFAPRESC0_RTC_DIV8192 << 4) /**< Shifted mode DIV8192 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1492 #define CMU_LFAPRESC0_RTC_DIV16384 (_CMU_LFAPRESC0_RTC_DIV16384 << 4) /**< Shifted mode DIV16384 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1493 #define CMU_LFAPRESC0_RTC_DIV32768 (_CMU_LFAPRESC0_RTC_DIV32768 << 4) /**< Shifted mode DIV32768 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1494 #define _CMU_LFAPRESC0_LETIMER0_SHIFT 8 /**< Shift value for CMU_LETIMER0 */
Zaitsev 10:41552d038a69 1495 #define _CMU_LFAPRESC0_LETIMER0_MASK 0xF00UL /**< Bit mask for CMU_LETIMER0 */
Zaitsev 10:41552d038a69 1496 #define _CMU_LFAPRESC0_LETIMER0_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1497 #define _CMU_LFAPRESC0_LETIMER0_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1498 #define _CMU_LFAPRESC0_LETIMER0_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1499 #define _CMU_LFAPRESC0_LETIMER0_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1500 #define _CMU_LFAPRESC0_LETIMER0_DIV16 0x00000004UL /**< Mode DIV16 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1501 #define _CMU_LFAPRESC0_LETIMER0_DIV32 0x00000005UL /**< Mode DIV32 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1502 #define _CMU_LFAPRESC0_LETIMER0_DIV64 0x00000006UL /**< Mode DIV64 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1503 #define _CMU_LFAPRESC0_LETIMER0_DIV128 0x00000007UL /**< Mode DIV128 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1504 #define _CMU_LFAPRESC0_LETIMER0_DIV256 0x00000008UL /**< Mode DIV256 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1505 #define _CMU_LFAPRESC0_LETIMER0_DIV512 0x00000009UL /**< Mode DIV512 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1506 #define _CMU_LFAPRESC0_LETIMER0_DIV1024 0x0000000AUL /**< Mode DIV1024 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1507 #define _CMU_LFAPRESC0_LETIMER0_DIV2048 0x0000000BUL /**< Mode DIV2048 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1508 #define _CMU_LFAPRESC0_LETIMER0_DIV4096 0x0000000CUL /**< Mode DIV4096 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1509 #define _CMU_LFAPRESC0_LETIMER0_DIV8192 0x0000000DUL /**< Mode DIV8192 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1510 #define _CMU_LFAPRESC0_LETIMER0_DIV16384 0x0000000EUL /**< Mode DIV16384 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1511 #define _CMU_LFAPRESC0_LETIMER0_DIV32768 0x0000000FUL /**< Mode DIV32768 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1512 #define CMU_LFAPRESC0_LETIMER0_DIV1 (_CMU_LFAPRESC0_LETIMER0_DIV1 << 8) /**< Shifted mode DIV1 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1513 #define CMU_LFAPRESC0_LETIMER0_DIV2 (_CMU_LFAPRESC0_LETIMER0_DIV2 << 8) /**< Shifted mode DIV2 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1514 #define CMU_LFAPRESC0_LETIMER0_DIV4 (_CMU_LFAPRESC0_LETIMER0_DIV4 << 8) /**< Shifted mode DIV4 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1515 #define CMU_LFAPRESC0_LETIMER0_DIV8 (_CMU_LFAPRESC0_LETIMER0_DIV8 << 8) /**< Shifted mode DIV8 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1516 #define CMU_LFAPRESC0_LETIMER0_DIV16 (_CMU_LFAPRESC0_LETIMER0_DIV16 << 8) /**< Shifted mode DIV16 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1517 #define CMU_LFAPRESC0_LETIMER0_DIV32 (_CMU_LFAPRESC0_LETIMER0_DIV32 << 8) /**< Shifted mode DIV32 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1518 #define CMU_LFAPRESC0_LETIMER0_DIV64 (_CMU_LFAPRESC0_LETIMER0_DIV64 << 8) /**< Shifted mode DIV64 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1519 #define CMU_LFAPRESC0_LETIMER0_DIV128 (_CMU_LFAPRESC0_LETIMER0_DIV128 << 8) /**< Shifted mode DIV128 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1520 #define CMU_LFAPRESC0_LETIMER0_DIV256 (_CMU_LFAPRESC0_LETIMER0_DIV256 << 8) /**< Shifted mode DIV256 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1521 #define CMU_LFAPRESC0_LETIMER0_DIV512 (_CMU_LFAPRESC0_LETIMER0_DIV512 << 8) /**< Shifted mode DIV512 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1522 #define CMU_LFAPRESC0_LETIMER0_DIV1024 (_CMU_LFAPRESC0_LETIMER0_DIV1024 << 8) /**< Shifted mode DIV1024 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1523 #define CMU_LFAPRESC0_LETIMER0_DIV2048 (_CMU_LFAPRESC0_LETIMER0_DIV2048 << 8) /**< Shifted mode DIV2048 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1524 #define CMU_LFAPRESC0_LETIMER0_DIV4096 (_CMU_LFAPRESC0_LETIMER0_DIV4096 << 8) /**< Shifted mode DIV4096 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1525 #define CMU_LFAPRESC0_LETIMER0_DIV8192 (_CMU_LFAPRESC0_LETIMER0_DIV8192 << 8) /**< Shifted mode DIV8192 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1526 #define CMU_LFAPRESC0_LETIMER0_DIV16384 (_CMU_LFAPRESC0_LETIMER0_DIV16384 << 8) /**< Shifted mode DIV16384 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1527 #define CMU_LFAPRESC0_LETIMER0_DIV32768 (_CMU_LFAPRESC0_LETIMER0_DIV32768 << 8) /**< Shifted mode DIV32768 for CMU_LFAPRESC0 */
Zaitsev 10:41552d038a69 1528
Zaitsev 10:41552d038a69 1529 /* Bit fields for CMU LFBPRESC0 */
Zaitsev 10:41552d038a69 1530 #define _CMU_LFBPRESC0_RESETVALUE 0x00000000UL /**< Default value for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1531 #define _CMU_LFBPRESC0_MASK 0x00000033UL /**< Mask for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1532 #define _CMU_LFBPRESC0_LEUART0_SHIFT 0 /**< Shift value for CMU_LEUART0 */
Zaitsev 10:41552d038a69 1533 #define _CMU_LFBPRESC0_LEUART0_MASK 0x3UL /**< Bit mask for CMU_LEUART0 */
Zaitsev 10:41552d038a69 1534 #define _CMU_LFBPRESC0_LEUART0_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1535 #define _CMU_LFBPRESC0_LEUART0_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1536 #define _CMU_LFBPRESC0_LEUART0_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1537 #define _CMU_LFBPRESC0_LEUART0_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1538 #define CMU_LFBPRESC0_LEUART0_DIV1 (_CMU_LFBPRESC0_LEUART0_DIV1 << 0) /**< Shifted mode DIV1 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1539 #define CMU_LFBPRESC0_LEUART0_DIV2 (_CMU_LFBPRESC0_LEUART0_DIV2 << 0) /**< Shifted mode DIV2 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1540 #define CMU_LFBPRESC0_LEUART0_DIV4 (_CMU_LFBPRESC0_LEUART0_DIV4 << 0) /**< Shifted mode DIV4 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1541 #define CMU_LFBPRESC0_LEUART0_DIV8 (_CMU_LFBPRESC0_LEUART0_DIV8 << 0) /**< Shifted mode DIV8 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1542 #define _CMU_LFBPRESC0_LEUART1_SHIFT 4 /**< Shift value for CMU_LEUART1 */
Zaitsev 10:41552d038a69 1543 #define _CMU_LFBPRESC0_LEUART1_MASK 0x30UL /**< Bit mask for CMU_LEUART1 */
Zaitsev 10:41552d038a69 1544 #define _CMU_LFBPRESC0_LEUART1_DIV1 0x00000000UL /**< Mode DIV1 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1545 #define _CMU_LFBPRESC0_LEUART1_DIV2 0x00000001UL /**< Mode DIV2 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1546 #define _CMU_LFBPRESC0_LEUART1_DIV4 0x00000002UL /**< Mode DIV4 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1547 #define _CMU_LFBPRESC0_LEUART1_DIV8 0x00000003UL /**< Mode DIV8 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1548 #define CMU_LFBPRESC0_LEUART1_DIV1 (_CMU_LFBPRESC0_LEUART1_DIV1 << 4) /**< Shifted mode DIV1 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1549 #define CMU_LFBPRESC0_LEUART1_DIV2 (_CMU_LFBPRESC0_LEUART1_DIV2 << 4) /**< Shifted mode DIV2 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1550 #define CMU_LFBPRESC0_LEUART1_DIV4 (_CMU_LFBPRESC0_LEUART1_DIV4 << 4) /**< Shifted mode DIV4 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1551 #define CMU_LFBPRESC0_LEUART1_DIV8 (_CMU_LFBPRESC0_LEUART1_DIV8 << 4) /**< Shifted mode DIV8 for CMU_LFBPRESC0 */
Zaitsev 10:41552d038a69 1552
Zaitsev 10:41552d038a69 1553 /* Bit fields for CMU PCNTCTRL */
Zaitsev 10:41552d038a69 1554 #define _CMU_PCNTCTRL_RESETVALUE 0x00000000UL /**< Default value for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1555 #define _CMU_PCNTCTRL_MASK 0x0000003FUL /**< Mask for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1556 #define CMU_PCNTCTRL_PCNT0CLKEN (0x1UL << 0) /**< PCNT0 Clock Enable */
Zaitsev 10:41552d038a69 1557 #define _CMU_PCNTCTRL_PCNT0CLKEN_SHIFT 0 /**< Shift value for CMU_PCNT0CLKEN */
Zaitsev 10:41552d038a69 1558 #define _CMU_PCNTCTRL_PCNT0CLKEN_MASK 0x1UL /**< Bit mask for CMU_PCNT0CLKEN */
Zaitsev 10:41552d038a69 1559 #define _CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1560 #define CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT (_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1561 #define CMU_PCNTCTRL_PCNT0CLKSEL (0x1UL << 1) /**< PCNT0 Clock Select */
Zaitsev 10:41552d038a69 1562 #define _CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT 1 /**< Shift value for CMU_PCNT0CLKSEL */
Zaitsev 10:41552d038a69 1563 #define _CMU_PCNTCTRL_PCNT0CLKSEL_MASK 0x2UL /**< Bit mask for CMU_PCNT0CLKSEL */
Zaitsev 10:41552d038a69 1564 #define _CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1565 #define _CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK 0x00000000UL /**< Mode LFACLK for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1566 #define _CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 0x00000001UL /**< Mode PCNT0S0 for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1567 #define CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT (_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1568 #define CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK (_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK << 1) /**< Shifted mode LFACLK for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1569 #define CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 (_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0 << 1) /**< Shifted mode PCNT0S0 for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1570 #define CMU_PCNTCTRL_PCNT1CLKEN (0x1UL << 2) /**< PCNT1 Clock Enable */
Zaitsev 10:41552d038a69 1571 #define _CMU_PCNTCTRL_PCNT1CLKEN_SHIFT 2 /**< Shift value for CMU_PCNT1CLKEN */
Zaitsev 10:41552d038a69 1572 #define _CMU_PCNTCTRL_PCNT1CLKEN_MASK 0x4UL /**< Bit mask for CMU_PCNT1CLKEN */
Zaitsev 10:41552d038a69 1573 #define _CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1574 #define CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT (_CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1575 #define CMU_PCNTCTRL_PCNT1CLKSEL (0x1UL << 3) /**< PCNT1 Clock Select */
Zaitsev 10:41552d038a69 1576 #define _CMU_PCNTCTRL_PCNT1CLKSEL_SHIFT 3 /**< Shift value for CMU_PCNT1CLKSEL */
Zaitsev 10:41552d038a69 1577 #define _CMU_PCNTCTRL_PCNT1CLKSEL_MASK 0x8UL /**< Bit mask for CMU_PCNT1CLKSEL */
Zaitsev 10:41552d038a69 1578 #define _CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1579 #define _CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK 0x00000000UL /**< Mode LFACLK for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1580 #define _CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0 0x00000001UL /**< Mode PCNT1S0 for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1581 #define CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT (_CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT << 3) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1582 #define CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK (_CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK << 3) /**< Shifted mode LFACLK for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1583 #define CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0 (_CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0 << 3) /**< Shifted mode PCNT1S0 for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1584 #define CMU_PCNTCTRL_PCNT2CLKEN (0x1UL << 4) /**< PCNT2 Clock Enable */
Zaitsev 10:41552d038a69 1585 #define _CMU_PCNTCTRL_PCNT2CLKEN_SHIFT 4 /**< Shift value for CMU_PCNT2CLKEN */
Zaitsev 10:41552d038a69 1586 #define _CMU_PCNTCTRL_PCNT2CLKEN_MASK 0x10UL /**< Bit mask for CMU_PCNT2CLKEN */
Zaitsev 10:41552d038a69 1587 #define _CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1588 #define CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT (_CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT << 4) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1589 #define CMU_PCNTCTRL_PCNT2CLKSEL (0x1UL << 5) /**< PCNT2 Clock Select */
Zaitsev 10:41552d038a69 1590 #define _CMU_PCNTCTRL_PCNT2CLKSEL_SHIFT 5 /**< Shift value for CMU_PCNT2CLKSEL */
Zaitsev 10:41552d038a69 1591 #define _CMU_PCNTCTRL_PCNT2CLKSEL_MASK 0x20UL /**< Bit mask for CMU_PCNT2CLKSEL */
Zaitsev 10:41552d038a69 1592 #define _CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1593 #define _CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK 0x00000000UL /**< Mode LFACLK for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1594 #define _CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0 0x00000001UL /**< Mode PCNT2S0 for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1595 #define CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT (_CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT << 5) /**< Shifted mode DEFAULT for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1596 #define CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK (_CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK << 5) /**< Shifted mode LFACLK for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1597 #define CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0 (_CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0 << 5) /**< Shifted mode PCNT2S0 for CMU_PCNTCTRL */
Zaitsev 10:41552d038a69 1598
Zaitsev 10:41552d038a69 1599 /* Bit fields for CMU ROUTE */
Zaitsev 10:41552d038a69 1600 #define _CMU_ROUTE_RESETVALUE 0x00000000UL /**< Default value for CMU_ROUTE */
Zaitsev 10:41552d038a69 1601 #define _CMU_ROUTE_MASK 0x0000001FUL /**< Mask for CMU_ROUTE */
Zaitsev 10:41552d038a69 1602 #define CMU_ROUTE_CLKOUT0PEN (0x1UL << 0) /**< CLKOUT0 Pin Enable */
Zaitsev 10:41552d038a69 1603 #define _CMU_ROUTE_CLKOUT0PEN_SHIFT 0 /**< Shift value for CMU_CLKOUT0PEN */
Zaitsev 10:41552d038a69 1604 #define _CMU_ROUTE_CLKOUT0PEN_MASK 0x1UL /**< Bit mask for CMU_CLKOUT0PEN */
Zaitsev 10:41552d038a69 1605 #define _CMU_ROUTE_CLKOUT0PEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ROUTE */
Zaitsev 10:41552d038a69 1606 #define CMU_ROUTE_CLKOUT0PEN_DEFAULT (_CMU_ROUTE_CLKOUT0PEN_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_ROUTE */
Zaitsev 10:41552d038a69 1607 #define CMU_ROUTE_CLKOUT1PEN (0x1UL << 1) /**< CLKOUT1 Pin Enable */
Zaitsev 10:41552d038a69 1608 #define _CMU_ROUTE_CLKOUT1PEN_SHIFT 1 /**< Shift value for CMU_CLKOUT1PEN */
Zaitsev 10:41552d038a69 1609 #define _CMU_ROUTE_CLKOUT1PEN_MASK 0x2UL /**< Bit mask for CMU_CLKOUT1PEN */
Zaitsev 10:41552d038a69 1610 #define _CMU_ROUTE_CLKOUT1PEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ROUTE */
Zaitsev 10:41552d038a69 1611 #define CMU_ROUTE_CLKOUT1PEN_DEFAULT (_CMU_ROUTE_CLKOUT1PEN_DEFAULT << 1) /**< Shifted mode DEFAULT for CMU_ROUTE */
Zaitsev 10:41552d038a69 1612 #define _CMU_ROUTE_LOCATION_SHIFT 2 /**< Shift value for CMU_LOCATION */
Zaitsev 10:41552d038a69 1613 #define _CMU_ROUTE_LOCATION_MASK 0x1CUL /**< Bit mask for CMU_LOCATION */
Zaitsev 10:41552d038a69 1614 #define _CMU_ROUTE_LOCATION_LOC0 0x00000000UL /**< Mode LOC0 for CMU_ROUTE */
Zaitsev 10:41552d038a69 1615 #define _CMU_ROUTE_LOCATION_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_ROUTE */
Zaitsev 10:41552d038a69 1616 #define _CMU_ROUTE_LOCATION_LOC1 0x00000001UL /**< Mode LOC1 for CMU_ROUTE */
Zaitsev 10:41552d038a69 1617 #define _CMU_ROUTE_LOCATION_LOC2 0x00000002UL /**< Mode LOC2 for CMU_ROUTE */
Zaitsev 10:41552d038a69 1618 #define CMU_ROUTE_LOCATION_LOC0 (_CMU_ROUTE_LOCATION_LOC0 << 2) /**< Shifted mode LOC0 for CMU_ROUTE */
Zaitsev 10:41552d038a69 1619 #define CMU_ROUTE_LOCATION_DEFAULT (_CMU_ROUTE_LOCATION_DEFAULT << 2) /**< Shifted mode DEFAULT for CMU_ROUTE */
Zaitsev 10:41552d038a69 1620 #define CMU_ROUTE_LOCATION_LOC1 (_CMU_ROUTE_LOCATION_LOC1 << 2) /**< Shifted mode LOC1 for CMU_ROUTE */
Zaitsev 10:41552d038a69 1621 #define CMU_ROUTE_LOCATION_LOC2 (_CMU_ROUTE_LOCATION_LOC2 << 2) /**< Shifted mode LOC2 for CMU_ROUTE */
Zaitsev 10:41552d038a69 1622
Zaitsev 10:41552d038a69 1623 /* Bit fields for CMU LOCK */
Zaitsev 10:41552d038a69 1624 #define _CMU_LOCK_RESETVALUE 0x00000000UL /**< Default value for CMU_LOCK */
Zaitsev 10:41552d038a69 1625 #define _CMU_LOCK_MASK 0x0000FFFFUL /**< Mask for CMU_LOCK */
Zaitsev 10:41552d038a69 1626 #define _CMU_LOCK_LOCKKEY_SHIFT 0 /**< Shift value for CMU_LOCKKEY */
Zaitsev 10:41552d038a69 1627 #define _CMU_LOCK_LOCKKEY_MASK 0xFFFFUL /**< Bit mask for CMU_LOCKKEY */
Zaitsev 10:41552d038a69 1628 #define _CMU_LOCK_LOCKKEY_DEFAULT 0x00000000UL /**< Mode DEFAULT for CMU_LOCK */
Zaitsev 10:41552d038a69 1629 #define _CMU_LOCK_LOCKKEY_LOCK 0x00000000UL /**< Mode LOCK for CMU_LOCK */
Zaitsev 10:41552d038a69 1630 #define _CMU_LOCK_LOCKKEY_UNLOCKED 0x00000000UL /**< Mode UNLOCKED for CMU_LOCK */
Zaitsev 10:41552d038a69 1631 #define _CMU_LOCK_LOCKKEY_LOCKED 0x00000001UL /**< Mode LOCKED for CMU_LOCK */
Zaitsev 10:41552d038a69 1632 #define _CMU_LOCK_LOCKKEY_UNLOCK 0x0000580EUL /**< Mode UNLOCK for CMU_LOCK */
Zaitsev 10:41552d038a69 1633 #define CMU_LOCK_LOCKKEY_DEFAULT (_CMU_LOCK_LOCKKEY_DEFAULT << 0) /**< Shifted mode DEFAULT for CMU_LOCK */
Zaitsev 10:41552d038a69 1634 #define CMU_LOCK_LOCKKEY_LOCK (_CMU_LOCK_LOCKKEY_LOCK << 0) /**< Shifted mode LOCK for CMU_LOCK */
Zaitsev 10:41552d038a69 1635 #define CMU_LOCK_LOCKKEY_UNLOCKED (_CMU_LOCK_LOCKKEY_UNLOCKED << 0) /**< Shifted mode UNLOCKED for CMU_LOCK */
Zaitsev 10:41552d038a69 1636 #define CMU_LOCK_LOCKKEY_LOCKED (_CMU_LOCK_LOCKKEY_LOCKED << 0) /**< Shifted mode LOCKED for CMU_LOCK */
Zaitsev 10:41552d038a69 1637 #define CMU_LOCK_LOCKKEY_UNLOCK (_CMU_LOCK_LOCKKEY_UNLOCK << 0) /**< Shifted mode UNLOCK for CMU_LOCK */
Zaitsev 10:41552d038a69 1638
Zaitsev 10:41552d038a69 1639 /** @} End of group EFM32WG295F64_CMU */
Zaitsev 10:41552d038a69 1640
Zaitsev 10:41552d038a69 1641
Zaitsev 10:41552d038a69 1642
Zaitsev 10:41552d038a69 1643 /**************************************************************************//**
Zaitsev 10:41552d038a69 1644 * @defgroup EFM32WG295F64_PRS_BitFields EFM32WG295F64_PRS Bit Fields
Zaitsev 10:41552d038a69 1645 * @{
Zaitsev 10:41552d038a69 1646 *****************************************************************************/
Zaitsev 10:41552d038a69 1647
Zaitsev 10:41552d038a69 1648 /* Bit fields for PRS SWPULSE */
Zaitsev 10:41552d038a69 1649 #define _PRS_SWPULSE_RESETVALUE 0x00000000UL /**< Default value for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1650 #define _PRS_SWPULSE_MASK 0x00000FFFUL /**< Mask for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1651 #define PRS_SWPULSE_CH0PULSE (0x1UL << 0) /**< Channel 0 Pulse Generation */
Zaitsev 10:41552d038a69 1652 #define _PRS_SWPULSE_CH0PULSE_SHIFT 0 /**< Shift value for PRS_CH0PULSE */
Zaitsev 10:41552d038a69 1653 #define _PRS_SWPULSE_CH0PULSE_MASK 0x1UL /**< Bit mask for PRS_CH0PULSE */
Zaitsev 10:41552d038a69 1654 #define _PRS_SWPULSE_CH0PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1655 #define PRS_SWPULSE_CH0PULSE_DEFAULT (_PRS_SWPULSE_CH0PULSE_DEFAULT << 0) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1656 #define PRS_SWPULSE_CH1PULSE (0x1UL << 1) /**< Channel 1 Pulse Generation */
Zaitsev 10:41552d038a69 1657 #define _PRS_SWPULSE_CH1PULSE_SHIFT 1 /**< Shift value for PRS_CH1PULSE */
Zaitsev 10:41552d038a69 1658 #define _PRS_SWPULSE_CH1PULSE_MASK 0x2UL /**< Bit mask for PRS_CH1PULSE */
Zaitsev 10:41552d038a69 1659 #define _PRS_SWPULSE_CH1PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1660 #define PRS_SWPULSE_CH1PULSE_DEFAULT (_PRS_SWPULSE_CH1PULSE_DEFAULT << 1) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1661 #define PRS_SWPULSE_CH2PULSE (0x1UL << 2) /**< Channel 2 Pulse Generation */
Zaitsev 10:41552d038a69 1662 #define _PRS_SWPULSE_CH2PULSE_SHIFT 2 /**< Shift value for PRS_CH2PULSE */
Zaitsev 10:41552d038a69 1663 #define _PRS_SWPULSE_CH2PULSE_MASK 0x4UL /**< Bit mask for PRS_CH2PULSE */
Zaitsev 10:41552d038a69 1664 #define _PRS_SWPULSE_CH2PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1665 #define PRS_SWPULSE_CH2PULSE_DEFAULT (_PRS_SWPULSE_CH2PULSE_DEFAULT << 2) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1666 #define PRS_SWPULSE_CH3PULSE (0x1UL << 3) /**< Channel 3 Pulse Generation */
Zaitsev 10:41552d038a69 1667 #define _PRS_SWPULSE_CH3PULSE_SHIFT 3 /**< Shift value for PRS_CH3PULSE */
Zaitsev 10:41552d038a69 1668 #define _PRS_SWPULSE_CH3PULSE_MASK 0x8UL /**< Bit mask for PRS_CH3PULSE */
Zaitsev 10:41552d038a69 1669 #define _PRS_SWPULSE_CH3PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1670 #define PRS_SWPULSE_CH3PULSE_DEFAULT (_PRS_SWPULSE_CH3PULSE_DEFAULT << 3) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1671 #define PRS_SWPULSE_CH4PULSE (0x1UL << 4) /**< Channel 4 Pulse Generation */
Zaitsev 10:41552d038a69 1672 #define _PRS_SWPULSE_CH4PULSE_SHIFT 4 /**< Shift value for PRS_CH4PULSE */
Zaitsev 10:41552d038a69 1673 #define _PRS_SWPULSE_CH4PULSE_MASK 0x10UL /**< Bit mask for PRS_CH4PULSE */
Zaitsev 10:41552d038a69 1674 #define _PRS_SWPULSE_CH4PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1675 #define PRS_SWPULSE_CH4PULSE_DEFAULT (_PRS_SWPULSE_CH4PULSE_DEFAULT << 4) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1676 #define PRS_SWPULSE_CH5PULSE (0x1UL << 5) /**< Channel 5 Pulse Generation */
Zaitsev 10:41552d038a69 1677 #define _PRS_SWPULSE_CH5PULSE_SHIFT 5 /**< Shift value for PRS_CH5PULSE */
Zaitsev 10:41552d038a69 1678 #define _PRS_SWPULSE_CH5PULSE_MASK 0x20UL /**< Bit mask for PRS_CH5PULSE */
Zaitsev 10:41552d038a69 1679 #define _PRS_SWPULSE_CH5PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1680 #define PRS_SWPULSE_CH5PULSE_DEFAULT (_PRS_SWPULSE_CH5PULSE_DEFAULT << 5) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1681 #define PRS_SWPULSE_CH6PULSE (0x1UL << 6) /**< Channel 6 Pulse Generation */
Zaitsev 10:41552d038a69 1682 #define _PRS_SWPULSE_CH6PULSE_SHIFT 6 /**< Shift value for PRS_CH6PULSE */
Zaitsev 10:41552d038a69 1683 #define _PRS_SWPULSE_CH6PULSE_MASK 0x40UL /**< Bit mask for PRS_CH6PULSE */
Zaitsev 10:41552d038a69 1684 #define _PRS_SWPULSE_CH6PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1685 #define PRS_SWPULSE_CH6PULSE_DEFAULT (_PRS_SWPULSE_CH6PULSE_DEFAULT << 6) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1686 #define PRS_SWPULSE_CH7PULSE (0x1UL << 7) /**< Channel 7 Pulse Generation */
Zaitsev 10:41552d038a69 1687 #define _PRS_SWPULSE_CH7PULSE_SHIFT 7 /**< Shift value for PRS_CH7PULSE */
Zaitsev 10:41552d038a69 1688 #define _PRS_SWPULSE_CH7PULSE_MASK 0x80UL /**< Bit mask for PRS_CH7PULSE */
Zaitsev 10:41552d038a69 1689 #define _PRS_SWPULSE_CH7PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1690 #define PRS_SWPULSE_CH7PULSE_DEFAULT (_PRS_SWPULSE_CH7PULSE_DEFAULT << 7) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1691 #define PRS_SWPULSE_CH8PULSE (0x1UL << 8) /**< Channel 8 Pulse Generation */
Zaitsev 10:41552d038a69 1692 #define _PRS_SWPULSE_CH8PULSE_SHIFT 8 /**< Shift value for PRS_CH8PULSE */
Zaitsev 10:41552d038a69 1693 #define _PRS_SWPULSE_CH8PULSE_MASK 0x100UL /**< Bit mask for PRS_CH8PULSE */
Zaitsev 10:41552d038a69 1694 #define _PRS_SWPULSE_CH8PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1695 #define PRS_SWPULSE_CH8PULSE_DEFAULT (_PRS_SWPULSE_CH8PULSE_DEFAULT << 8) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1696 #define PRS_SWPULSE_CH9PULSE (0x1UL << 9) /**< Channel 9 Pulse Generation */
Zaitsev 10:41552d038a69 1697 #define _PRS_SWPULSE_CH9PULSE_SHIFT 9 /**< Shift value for PRS_CH9PULSE */
Zaitsev 10:41552d038a69 1698 #define _PRS_SWPULSE_CH9PULSE_MASK 0x200UL /**< Bit mask for PRS_CH9PULSE */
Zaitsev 10:41552d038a69 1699 #define _PRS_SWPULSE_CH9PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1700 #define PRS_SWPULSE_CH9PULSE_DEFAULT (_PRS_SWPULSE_CH9PULSE_DEFAULT << 9) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1701 #define PRS_SWPULSE_CH10PULSE (0x1UL << 10) /**< Channel 10 Pulse Generation */
Zaitsev 10:41552d038a69 1702 #define _PRS_SWPULSE_CH10PULSE_SHIFT 10 /**< Shift value for PRS_CH10PULSE */
Zaitsev 10:41552d038a69 1703 #define _PRS_SWPULSE_CH10PULSE_MASK 0x400UL /**< Bit mask for PRS_CH10PULSE */
Zaitsev 10:41552d038a69 1704 #define _PRS_SWPULSE_CH10PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1705 #define PRS_SWPULSE_CH10PULSE_DEFAULT (_PRS_SWPULSE_CH10PULSE_DEFAULT << 10) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1706 #define PRS_SWPULSE_CH11PULSE (0x1UL << 11) /**< Channel 11 Pulse Generation */
Zaitsev 10:41552d038a69 1707 #define _PRS_SWPULSE_CH11PULSE_SHIFT 11 /**< Shift value for PRS_CH11PULSE */
Zaitsev 10:41552d038a69 1708 #define _PRS_SWPULSE_CH11PULSE_MASK 0x800UL /**< Bit mask for PRS_CH11PULSE */
Zaitsev 10:41552d038a69 1709 #define _PRS_SWPULSE_CH11PULSE_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1710 #define PRS_SWPULSE_CH11PULSE_DEFAULT (_PRS_SWPULSE_CH11PULSE_DEFAULT << 11) /**< Shifted mode DEFAULT for PRS_SWPULSE */
Zaitsev 10:41552d038a69 1711
Zaitsev 10:41552d038a69 1712 /* Bit fields for PRS SWLEVEL */
Zaitsev 10:41552d038a69 1713 #define _PRS_SWLEVEL_RESETVALUE 0x00000000UL /**< Default value for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1714 #define _PRS_SWLEVEL_MASK 0x00000FFFUL /**< Mask for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1715 #define PRS_SWLEVEL_CH0LEVEL (0x1UL << 0) /**< Channel 0 Software Level */
Zaitsev 10:41552d038a69 1716 #define _PRS_SWLEVEL_CH0LEVEL_SHIFT 0 /**< Shift value for PRS_CH0LEVEL */
Zaitsev 10:41552d038a69 1717 #define _PRS_SWLEVEL_CH0LEVEL_MASK 0x1UL /**< Bit mask for PRS_CH0LEVEL */
Zaitsev 10:41552d038a69 1718 #define _PRS_SWLEVEL_CH0LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1719 #define PRS_SWLEVEL_CH0LEVEL_DEFAULT (_PRS_SWLEVEL_CH0LEVEL_DEFAULT << 0) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1720 #define PRS_SWLEVEL_CH1LEVEL (0x1UL << 1) /**< Channel 1 Software Level */
Zaitsev 10:41552d038a69 1721 #define _PRS_SWLEVEL_CH1LEVEL_SHIFT 1 /**< Shift value for PRS_CH1LEVEL */
Zaitsev 10:41552d038a69 1722 #define _PRS_SWLEVEL_CH1LEVEL_MASK 0x2UL /**< Bit mask for PRS_CH1LEVEL */
Zaitsev 10:41552d038a69 1723 #define _PRS_SWLEVEL_CH1LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1724 #define PRS_SWLEVEL_CH1LEVEL_DEFAULT (_PRS_SWLEVEL_CH1LEVEL_DEFAULT << 1) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1725 #define PRS_SWLEVEL_CH2LEVEL (0x1UL << 2) /**< Channel 2 Software Level */
Zaitsev 10:41552d038a69 1726 #define _PRS_SWLEVEL_CH2LEVEL_SHIFT 2 /**< Shift value for PRS_CH2LEVEL */
Zaitsev 10:41552d038a69 1727 #define _PRS_SWLEVEL_CH2LEVEL_MASK 0x4UL /**< Bit mask for PRS_CH2LEVEL */
Zaitsev 10:41552d038a69 1728 #define _PRS_SWLEVEL_CH2LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1729 #define PRS_SWLEVEL_CH2LEVEL_DEFAULT (_PRS_SWLEVEL_CH2LEVEL_DEFAULT << 2) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1730 #define PRS_SWLEVEL_CH3LEVEL (0x1UL << 3) /**< Channel 3 Software Level */
Zaitsev 10:41552d038a69 1731 #define _PRS_SWLEVEL_CH3LEVEL_SHIFT 3 /**< Shift value for PRS_CH3LEVEL */
Zaitsev 10:41552d038a69 1732 #define _PRS_SWLEVEL_CH3LEVEL_MASK 0x8UL /**< Bit mask for PRS_CH3LEVEL */
Zaitsev 10:41552d038a69 1733 #define _PRS_SWLEVEL_CH3LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1734 #define PRS_SWLEVEL_CH3LEVEL_DEFAULT (_PRS_SWLEVEL_CH3LEVEL_DEFAULT << 3) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1735 #define PRS_SWLEVEL_CH4LEVEL (0x1UL << 4) /**< Channel 4 Software Level */
Zaitsev 10:41552d038a69 1736 #define _PRS_SWLEVEL_CH4LEVEL_SHIFT 4 /**< Shift value for PRS_CH4LEVEL */
Zaitsev 10:41552d038a69 1737 #define _PRS_SWLEVEL_CH4LEVEL_MASK 0x10UL /**< Bit mask for PRS_CH4LEVEL */
Zaitsev 10:41552d038a69 1738 #define _PRS_SWLEVEL_CH4LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1739 #define PRS_SWLEVEL_CH4LEVEL_DEFAULT (_PRS_SWLEVEL_CH4LEVEL_DEFAULT << 4) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1740 #define PRS_SWLEVEL_CH5LEVEL (0x1UL << 5) /**< Channel 5 Software Level */
Zaitsev 10:41552d038a69 1741 #define _PRS_SWLEVEL_CH5LEVEL_SHIFT 5 /**< Shift value for PRS_CH5LEVEL */
Zaitsev 10:41552d038a69 1742 #define _PRS_SWLEVEL_CH5LEVEL_MASK 0x20UL /**< Bit mask for PRS_CH5LEVEL */
Zaitsev 10:41552d038a69 1743 #define _PRS_SWLEVEL_CH5LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1744 #define PRS_SWLEVEL_CH5LEVEL_DEFAULT (_PRS_SWLEVEL_CH5LEVEL_DEFAULT << 5) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1745 #define PRS_SWLEVEL_CH6LEVEL (0x1UL << 6) /**< Channel 6 Software Level */
Zaitsev 10:41552d038a69 1746 #define _PRS_SWLEVEL_CH6LEVEL_SHIFT 6 /**< Shift value for PRS_CH6LEVEL */
Zaitsev 10:41552d038a69 1747 #define _PRS_SWLEVEL_CH6LEVEL_MASK 0x40UL /**< Bit mask for PRS_CH6LEVEL */
Zaitsev 10:41552d038a69 1748 #define _PRS_SWLEVEL_CH6LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1749 #define PRS_SWLEVEL_CH6LEVEL_DEFAULT (_PRS_SWLEVEL_CH6LEVEL_DEFAULT << 6) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1750 #define PRS_SWLEVEL_CH7LEVEL (0x1UL << 7) /**< Channel 7 Software Level */
Zaitsev 10:41552d038a69 1751 #define _PRS_SWLEVEL_CH7LEVEL_SHIFT 7 /**< Shift value for PRS_CH7LEVEL */
Zaitsev 10:41552d038a69 1752 #define _PRS_SWLEVEL_CH7LEVEL_MASK 0x80UL /**< Bit mask for PRS_CH7LEVEL */
Zaitsev 10:41552d038a69 1753 #define _PRS_SWLEVEL_CH7LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1754 #define PRS_SWLEVEL_CH7LEVEL_DEFAULT (_PRS_SWLEVEL_CH7LEVEL_DEFAULT << 7) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1755 #define PRS_SWLEVEL_CH8LEVEL (0x1UL << 8) /**< Channel 8 Software Level */
Zaitsev 10:41552d038a69 1756 #define _PRS_SWLEVEL_CH8LEVEL_SHIFT 8 /**< Shift value for PRS_CH8LEVEL */
Zaitsev 10:41552d038a69 1757 #define _PRS_SWLEVEL_CH8LEVEL_MASK 0x100UL /**< Bit mask for PRS_CH8LEVEL */
Zaitsev 10:41552d038a69 1758 #define _PRS_SWLEVEL_CH8LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1759 #define PRS_SWLEVEL_CH8LEVEL_DEFAULT (_PRS_SWLEVEL_CH8LEVEL_DEFAULT << 8) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1760 #define PRS_SWLEVEL_CH9LEVEL (0x1UL << 9) /**< Channel 9 Software Level */
Zaitsev 10:41552d038a69 1761 #define _PRS_SWLEVEL_CH9LEVEL_SHIFT 9 /**< Shift value for PRS_CH9LEVEL */
Zaitsev 10:41552d038a69 1762 #define _PRS_SWLEVEL_CH9LEVEL_MASK 0x200UL /**< Bit mask for PRS_CH9LEVEL */
Zaitsev 10:41552d038a69 1763 #define _PRS_SWLEVEL_CH9LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1764 #define PRS_SWLEVEL_CH9LEVEL_DEFAULT (_PRS_SWLEVEL_CH9LEVEL_DEFAULT << 9) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1765 #define PRS_SWLEVEL_CH10LEVEL (0x1UL << 10) /**< Channel 10 Software Level */
Zaitsev 10:41552d038a69 1766 #define _PRS_SWLEVEL_CH10LEVEL_SHIFT 10 /**< Shift value for PRS_CH10LEVEL */
Zaitsev 10:41552d038a69 1767 #define _PRS_SWLEVEL_CH10LEVEL_MASK 0x400UL /**< Bit mask for PRS_CH10LEVEL */
Zaitsev 10:41552d038a69 1768 #define _PRS_SWLEVEL_CH10LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1769 #define PRS_SWLEVEL_CH10LEVEL_DEFAULT (_PRS_SWLEVEL_CH10LEVEL_DEFAULT << 10) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1770 #define PRS_SWLEVEL_CH11LEVEL (0x1UL << 11) /**< Channel 11 Software Level */
Zaitsev 10:41552d038a69 1771 #define _PRS_SWLEVEL_CH11LEVEL_SHIFT 11 /**< Shift value for PRS_CH11LEVEL */
Zaitsev 10:41552d038a69 1772 #define _PRS_SWLEVEL_CH11LEVEL_MASK 0x800UL /**< Bit mask for PRS_CH11LEVEL */
Zaitsev 10:41552d038a69 1773 #define _PRS_SWLEVEL_CH11LEVEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1774 #define PRS_SWLEVEL_CH11LEVEL_DEFAULT (_PRS_SWLEVEL_CH11LEVEL_DEFAULT << 11) /**< Shifted mode DEFAULT for PRS_SWLEVEL */
Zaitsev 10:41552d038a69 1775
Zaitsev 10:41552d038a69 1776 /* Bit fields for PRS ROUTE */
Zaitsev 10:41552d038a69 1777 #define _PRS_ROUTE_RESETVALUE 0x00000000UL /**< Default value for PRS_ROUTE */
Zaitsev 10:41552d038a69 1778 #define _PRS_ROUTE_MASK 0x0000070FUL /**< Mask for PRS_ROUTE */
Zaitsev 10:41552d038a69 1779 #define PRS_ROUTE_CH0PEN (0x1UL << 0) /**< CH0 Pin Enable */
Zaitsev 10:41552d038a69 1780 #define _PRS_ROUTE_CH0PEN_SHIFT 0 /**< Shift value for PRS_CH0PEN */
Zaitsev 10:41552d038a69 1781 #define _PRS_ROUTE_CH0PEN_MASK 0x1UL /**< Bit mask for PRS_CH0PEN */
Zaitsev 10:41552d038a69 1782 #define _PRS_ROUTE_CH0PEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_ROUTE */
Zaitsev 10:41552d038a69 1783 #define PRS_ROUTE_CH0PEN_DEFAULT (_PRS_ROUTE_CH0PEN_DEFAULT << 0) /**< Shifted mode DEFAULT for PRS_ROUTE */
Zaitsev 10:41552d038a69 1784 #define PRS_ROUTE_CH1PEN (0x1UL << 1) /**< CH1 Pin Enable */
Zaitsev 10:41552d038a69 1785 #define _PRS_ROUTE_CH1PEN_SHIFT 1 /**< Shift value for PRS_CH1PEN */
Zaitsev 10:41552d038a69 1786 #define _PRS_ROUTE_CH1PEN_MASK 0x2UL /**< Bit mask for PRS_CH1PEN */
Zaitsev 10:41552d038a69 1787 #define _PRS_ROUTE_CH1PEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_ROUTE */
Zaitsev 10:41552d038a69 1788 #define PRS_ROUTE_CH1PEN_DEFAULT (_PRS_ROUTE_CH1PEN_DEFAULT << 1) /**< Shifted mode DEFAULT for PRS_ROUTE */
Zaitsev 10:41552d038a69 1789 #define PRS_ROUTE_CH2PEN (0x1UL << 2) /**< CH2 Pin Enable */
Zaitsev 10:41552d038a69 1790 #define _PRS_ROUTE_CH2PEN_SHIFT 2 /**< Shift value for PRS_CH2PEN */
Zaitsev 10:41552d038a69 1791 #define _PRS_ROUTE_CH2PEN_MASK 0x4UL /**< Bit mask for PRS_CH2PEN */
Zaitsev 10:41552d038a69 1792 #define _PRS_ROUTE_CH2PEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_ROUTE */
Zaitsev 10:41552d038a69 1793 #define PRS_ROUTE_CH2PEN_DEFAULT (_PRS_ROUTE_CH2PEN_DEFAULT << 2) /**< Shifted mode DEFAULT for PRS_ROUTE */
Zaitsev 10:41552d038a69 1794 #define PRS_ROUTE_CH3PEN (0x1UL << 3) /**< CH3 Pin Enable */
Zaitsev 10:41552d038a69 1795 #define _PRS_ROUTE_CH3PEN_SHIFT 3 /**< Shift value for PRS_CH3PEN */
Zaitsev 10:41552d038a69 1796 #define _PRS_ROUTE_CH3PEN_MASK 0x8UL /**< Bit mask for PRS_CH3PEN */
Zaitsev 10:41552d038a69 1797 #define _PRS_ROUTE_CH3PEN_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_ROUTE */
Zaitsev 10:41552d038a69 1798 #define PRS_ROUTE_CH3PEN_DEFAULT (_PRS_ROUTE_CH3PEN_DEFAULT << 3) /**< Shifted mode DEFAULT for PRS_ROUTE */
Zaitsev 10:41552d038a69 1799 #define _PRS_ROUTE_LOCATION_SHIFT 8 /**< Shift value for PRS_LOCATION */
Zaitsev 10:41552d038a69 1800 #define _PRS_ROUTE_LOCATION_MASK 0x700UL /**< Bit mask for PRS_LOCATION */
Zaitsev 10:41552d038a69 1801 #define _PRS_ROUTE_LOCATION_LOC0 0x00000000UL /**< Mode LOC0 for PRS_ROUTE */
Zaitsev 10:41552d038a69 1802 #define _PRS_ROUTE_LOCATION_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_ROUTE */
Zaitsev 10:41552d038a69 1803 #define _PRS_ROUTE_LOCATION_LOC1 0x00000001UL /**< Mode LOC1 for PRS_ROUTE */
Zaitsev 10:41552d038a69 1804 #define PRS_ROUTE_LOCATION_LOC0 (_PRS_ROUTE_LOCATION_LOC0 << 8) /**< Shifted mode LOC0 for PRS_ROUTE */
Zaitsev 10:41552d038a69 1805 #define PRS_ROUTE_LOCATION_DEFAULT (_PRS_ROUTE_LOCATION_DEFAULT << 8) /**< Shifted mode DEFAULT for PRS_ROUTE */
Zaitsev 10:41552d038a69 1806 #define PRS_ROUTE_LOCATION_LOC1 (_PRS_ROUTE_LOCATION_LOC1 << 8) /**< Shifted mode LOC1 for PRS_ROUTE */
Zaitsev 10:41552d038a69 1807
Zaitsev 10:41552d038a69 1808 /* Bit fields for PRS CH_CTRL */
Zaitsev 10:41552d038a69 1809 #define _PRS_CH_CTRL_RESETVALUE 0x00000000UL /**< Default value for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1810 #define _PRS_CH_CTRL_MASK 0x133F0007UL /**< Mask for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1811 #define _PRS_CH_CTRL_SIGSEL_SHIFT 0 /**< Shift value for PRS_SIGSEL */
Zaitsev 10:41552d038a69 1812 #define _PRS_CH_CTRL_SIGSEL_MASK 0x7UL /**< Bit mask for PRS_SIGSEL */
Zaitsev 10:41552d038a69 1813 #define _PRS_CH_CTRL_SIGSEL_VCMPOUT 0x00000000UL /**< Mode VCMPOUT for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1814 #define _PRS_CH_CTRL_SIGSEL_ACMP0OUT 0x00000000UL /**< Mode ACMP0OUT for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1815 #define _PRS_CH_CTRL_SIGSEL_ACMP1OUT 0x00000000UL /**< Mode ACMP1OUT for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1816 #define _PRS_CH_CTRL_SIGSEL_DAC0CH0 0x00000000UL /**< Mode DAC0CH0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1817 #define _PRS_CH_CTRL_SIGSEL_ADC0SINGLE 0x00000000UL /**< Mode ADC0SINGLE for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1818 #define _PRS_CH_CTRL_SIGSEL_USART0IRTX 0x00000000UL /**< Mode USART0IRTX for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1819 #define _PRS_CH_CTRL_SIGSEL_TIMER0UF 0x00000000UL /**< Mode TIMER0UF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1820 #define _PRS_CH_CTRL_SIGSEL_TIMER1UF 0x00000000UL /**< Mode TIMER1UF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1821 #define _PRS_CH_CTRL_SIGSEL_TIMER2UF 0x00000000UL /**< Mode TIMER2UF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1822 #define _PRS_CH_CTRL_SIGSEL_TIMER3UF 0x00000000UL /**< Mode TIMER3UF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1823 #define _PRS_CH_CTRL_SIGSEL_RTCOF 0x00000000UL /**< Mode RTCOF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1824 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN0 0x00000000UL /**< Mode GPIOPIN0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1825 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN8 0x00000000UL /**< Mode GPIOPIN8 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1826 #define _PRS_CH_CTRL_SIGSEL_LETIMER0CH0 0x00000000UL /**< Mode LETIMER0CH0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1827 #define _PRS_CH_CTRL_SIGSEL_BURTCOF 0x00000000UL /**< Mode BURTCOF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1828 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES0 0x00000000UL /**< Mode LESENSESCANRES0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1829 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES8 0x00000000UL /**< Mode LESENSESCANRES8 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1830 #define _PRS_CH_CTRL_SIGSEL_LESENSEDEC0 0x00000000UL /**< Mode LESENSEDEC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1831 #define _PRS_CH_CTRL_SIGSEL_DAC0CH1 0x00000001UL /**< Mode DAC0CH1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1832 #define _PRS_CH_CTRL_SIGSEL_ADC0SCAN 0x00000001UL /**< Mode ADC0SCAN for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1833 #define _PRS_CH_CTRL_SIGSEL_USART0TXC 0x00000001UL /**< Mode USART0TXC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1834 #define _PRS_CH_CTRL_SIGSEL_USART1TXC 0x00000001UL /**< Mode USART1TXC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1835 #define _PRS_CH_CTRL_SIGSEL_USART2TXC 0x00000001UL /**< Mode USART2TXC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1836 #define _PRS_CH_CTRL_SIGSEL_TIMER0OF 0x00000001UL /**< Mode TIMER0OF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1837 #define _PRS_CH_CTRL_SIGSEL_TIMER1OF 0x00000001UL /**< Mode TIMER1OF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1838 #define _PRS_CH_CTRL_SIGSEL_TIMER2OF 0x00000001UL /**< Mode TIMER2OF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1839 #define _PRS_CH_CTRL_SIGSEL_TIMER3OF 0x00000001UL /**< Mode TIMER3OF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1840 #define _PRS_CH_CTRL_SIGSEL_RTCCOMP0 0x00000001UL /**< Mode RTCCOMP0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1841 #define _PRS_CH_CTRL_SIGSEL_UART0TXC 0x00000001UL /**< Mode UART0TXC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1842 #define _PRS_CH_CTRL_SIGSEL_UART1TXC 0x00000001UL /**< Mode UART1TXC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1843 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN1 0x00000001UL /**< Mode GPIOPIN1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1844 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN9 0x00000001UL /**< Mode GPIOPIN9 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1845 #define _PRS_CH_CTRL_SIGSEL_LETIMER0CH1 0x00000001UL /**< Mode LETIMER0CH1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1846 #define _PRS_CH_CTRL_SIGSEL_BURTCCOMP0 0x00000001UL /**< Mode BURTCCOMP0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1847 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES1 0x00000001UL /**< Mode LESENSESCANRES1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1848 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES9 0x00000001UL /**< Mode LESENSESCANRES9 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1849 #define _PRS_CH_CTRL_SIGSEL_LESENSEDEC1 0x00000001UL /**< Mode LESENSEDEC1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1850 #define _PRS_CH_CTRL_SIGSEL_USART0RXDATAV 0x00000002UL /**< Mode USART0RXDATAV for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1851 #define _PRS_CH_CTRL_SIGSEL_USART1RXDATAV 0x00000002UL /**< Mode USART1RXDATAV for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1852 #define _PRS_CH_CTRL_SIGSEL_USART2RXDATAV 0x00000002UL /**< Mode USART2RXDATAV for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1853 #define _PRS_CH_CTRL_SIGSEL_TIMER0CC0 0x00000002UL /**< Mode TIMER0CC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1854 #define _PRS_CH_CTRL_SIGSEL_TIMER1CC0 0x00000002UL /**< Mode TIMER1CC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1855 #define _PRS_CH_CTRL_SIGSEL_TIMER2CC0 0x00000002UL /**< Mode TIMER2CC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1856 #define _PRS_CH_CTRL_SIGSEL_TIMER3CC0 0x00000002UL /**< Mode TIMER3CC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1857 #define _PRS_CH_CTRL_SIGSEL_RTCCOMP1 0x00000002UL /**< Mode RTCCOMP1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1858 #define _PRS_CH_CTRL_SIGSEL_UART0RXDATAV 0x00000002UL /**< Mode UART0RXDATAV for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1859 #define _PRS_CH_CTRL_SIGSEL_UART1RXDATAV 0x00000002UL /**< Mode UART1RXDATAV for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1860 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN2 0x00000002UL /**< Mode GPIOPIN2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1861 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN10 0x00000002UL /**< Mode GPIOPIN10 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1862 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES2 0x00000002UL /**< Mode LESENSESCANRES2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1863 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES10 0x00000002UL /**< Mode LESENSESCANRES10 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1864 #define _PRS_CH_CTRL_SIGSEL_LESENSEDEC2 0x00000002UL /**< Mode LESENSEDEC2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1865 #define _PRS_CH_CTRL_SIGSEL_TIMER0CC1 0x00000003UL /**< Mode TIMER0CC1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1866 #define _PRS_CH_CTRL_SIGSEL_TIMER1CC1 0x00000003UL /**< Mode TIMER1CC1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1867 #define _PRS_CH_CTRL_SIGSEL_TIMER2CC1 0x00000003UL /**< Mode TIMER2CC1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1868 #define _PRS_CH_CTRL_SIGSEL_TIMER3CC1 0x00000003UL /**< Mode TIMER3CC1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1869 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN3 0x00000003UL /**< Mode GPIOPIN3 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1870 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN11 0x00000003UL /**< Mode GPIOPIN11 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1871 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES3 0x00000003UL /**< Mode LESENSESCANRES3 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1872 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES11 0x00000003UL /**< Mode LESENSESCANRES11 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1873 #define _PRS_CH_CTRL_SIGSEL_TIMER0CC2 0x00000004UL /**< Mode TIMER0CC2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1874 #define _PRS_CH_CTRL_SIGSEL_TIMER1CC2 0x00000004UL /**< Mode TIMER1CC2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1875 #define _PRS_CH_CTRL_SIGSEL_TIMER2CC2 0x00000004UL /**< Mode TIMER2CC2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1876 #define _PRS_CH_CTRL_SIGSEL_TIMER3CC2 0x00000004UL /**< Mode TIMER3CC2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1877 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN4 0x00000004UL /**< Mode GPIOPIN4 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1878 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN12 0x00000004UL /**< Mode GPIOPIN12 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1879 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES4 0x00000004UL /**< Mode LESENSESCANRES4 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1880 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES12 0x00000004UL /**< Mode LESENSESCANRES12 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1881 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN5 0x00000005UL /**< Mode GPIOPIN5 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1882 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN13 0x00000005UL /**< Mode GPIOPIN13 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1883 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES5 0x00000005UL /**< Mode LESENSESCANRES5 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1884 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES13 0x00000005UL /**< Mode LESENSESCANRES13 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1885 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN6 0x00000006UL /**< Mode GPIOPIN6 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1886 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN14 0x00000006UL /**< Mode GPIOPIN14 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1887 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES6 0x00000006UL /**< Mode LESENSESCANRES6 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1888 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES14 0x00000006UL /**< Mode LESENSESCANRES14 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1889 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN7 0x00000007UL /**< Mode GPIOPIN7 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1890 #define _PRS_CH_CTRL_SIGSEL_GPIOPIN15 0x00000007UL /**< Mode GPIOPIN15 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1891 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES7 0x00000007UL /**< Mode LESENSESCANRES7 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1892 #define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES15 0x00000007UL /**< Mode LESENSESCANRES15 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1893 #define PRS_CH_CTRL_SIGSEL_VCMPOUT (_PRS_CH_CTRL_SIGSEL_VCMPOUT << 0) /**< Shifted mode VCMPOUT for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1894 #define PRS_CH_CTRL_SIGSEL_ACMP0OUT (_PRS_CH_CTRL_SIGSEL_ACMP0OUT << 0) /**< Shifted mode ACMP0OUT for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1895 #define PRS_CH_CTRL_SIGSEL_ACMP1OUT (_PRS_CH_CTRL_SIGSEL_ACMP1OUT << 0) /**< Shifted mode ACMP1OUT for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1896 #define PRS_CH_CTRL_SIGSEL_DAC0CH0 (_PRS_CH_CTRL_SIGSEL_DAC0CH0 << 0) /**< Shifted mode DAC0CH0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1897 #define PRS_CH_CTRL_SIGSEL_ADC0SINGLE (_PRS_CH_CTRL_SIGSEL_ADC0SINGLE << 0) /**< Shifted mode ADC0SINGLE for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1898 #define PRS_CH_CTRL_SIGSEL_USART0IRTX (_PRS_CH_CTRL_SIGSEL_USART0IRTX << 0) /**< Shifted mode USART0IRTX for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1899 #define PRS_CH_CTRL_SIGSEL_TIMER0UF (_PRS_CH_CTRL_SIGSEL_TIMER0UF << 0) /**< Shifted mode TIMER0UF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1900 #define PRS_CH_CTRL_SIGSEL_TIMER1UF (_PRS_CH_CTRL_SIGSEL_TIMER1UF << 0) /**< Shifted mode TIMER1UF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1901 #define PRS_CH_CTRL_SIGSEL_TIMER2UF (_PRS_CH_CTRL_SIGSEL_TIMER2UF << 0) /**< Shifted mode TIMER2UF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1902 #define PRS_CH_CTRL_SIGSEL_TIMER3UF (_PRS_CH_CTRL_SIGSEL_TIMER3UF << 0) /**< Shifted mode TIMER3UF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1903 #define PRS_CH_CTRL_SIGSEL_RTCOF (_PRS_CH_CTRL_SIGSEL_RTCOF << 0) /**< Shifted mode RTCOF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1904 #define PRS_CH_CTRL_SIGSEL_GPIOPIN0 (_PRS_CH_CTRL_SIGSEL_GPIOPIN0 << 0) /**< Shifted mode GPIOPIN0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1905 #define PRS_CH_CTRL_SIGSEL_GPIOPIN8 (_PRS_CH_CTRL_SIGSEL_GPIOPIN8 << 0) /**< Shifted mode GPIOPIN8 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1906 #define PRS_CH_CTRL_SIGSEL_LETIMER0CH0 (_PRS_CH_CTRL_SIGSEL_LETIMER0CH0 << 0) /**< Shifted mode LETIMER0CH0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1907 #define PRS_CH_CTRL_SIGSEL_BURTCOF (_PRS_CH_CTRL_SIGSEL_BURTCOF << 0) /**< Shifted mode BURTCOF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1908 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES0 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0 << 0) /**< Shifted mode LESENSESCANRES0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1909 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES8 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8 << 0) /**< Shifted mode LESENSESCANRES8 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1910 #define PRS_CH_CTRL_SIGSEL_LESENSEDEC0 (_PRS_CH_CTRL_SIGSEL_LESENSEDEC0 << 0) /**< Shifted mode LESENSEDEC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1911 #define PRS_CH_CTRL_SIGSEL_DAC0CH1 (_PRS_CH_CTRL_SIGSEL_DAC0CH1 << 0) /**< Shifted mode DAC0CH1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1912 #define PRS_CH_CTRL_SIGSEL_ADC0SCAN (_PRS_CH_CTRL_SIGSEL_ADC0SCAN << 0) /**< Shifted mode ADC0SCAN for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1913 #define PRS_CH_CTRL_SIGSEL_USART0TXC (_PRS_CH_CTRL_SIGSEL_USART0TXC << 0) /**< Shifted mode USART0TXC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1914 #define PRS_CH_CTRL_SIGSEL_USART1TXC (_PRS_CH_CTRL_SIGSEL_USART1TXC << 0) /**< Shifted mode USART1TXC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1915 #define PRS_CH_CTRL_SIGSEL_USART2TXC (_PRS_CH_CTRL_SIGSEL_USART2TXC << 0) /**< Shifted mode USART2TXC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1916 #define PRS_CH_CTRL_SIGSEL_TIMER0OF (_PRS_CH_CTRL_SIGSEL_TIMER0OF << 0) /**< Shifted mode TIMER0OF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1917 #define PRS_CH_CTRL_SIGSEL_TIMER1OF (_PRS_CH_CTRL_SIGSEL_TIMER1OF << 0) /**< Shifted mode TIMER1OF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1918 #define PRS_CH_CTRL_SIGSEL_TIMER2OF (_PRS_CH_CTRL_SIGSEL_TIMER2OF << 0) /**< Shifted mode TIMER2OF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1919 #define PRS_CH_CTRL_SIGSEL_TIMER3OF (_PRS_CH_CTRL_SIGSEL_TIMER3OF << 0) /**< Shifted mode TIMER3OF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1920 #define PRS_CH_CTRL_SIGSEL_RTCCOMP0 (_PRS_CH_CTRL_SIGSEL_RTCCOMP0 << 0) /**< Shifted mode RTCCOMP0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1921 #define PRS_CH_CTRL_SIGSEL_UART0TXC (_PRS_CH_CTRL_SIGSEL_UART0TXC << 0) /**< Shifted mode UART0TXC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1922 #define PRS_CH_CTRL_SIGSEL_UART1TXC (_PRS_CH_CTRL_SIGSEL_UART1TXC << 0) /**< Shifted mode UART1TXC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1923 #define PRS_CH_CTRL_SIGSEL_GPIOPIN1 (_PRS_CH_CTRL_SIGSEL_GPIOPIN1 << 0) /**< Shifted mode GPIOPIN1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1924 #define PRS_CH_CTRL_SIGSEL_GPIOPIN9 (_PRS_CH_CTRL_SIGSEL_GPIOPIN9 << 0) /**< Shifted mode GPIOPIN9 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1925 #define PRS_CH_CTRL_SIGSEL_LETIMER0CH1 (_PRS_CH_CTRL_SIGSEL_LETIMER0CH1 << 0) /**< Shifted mode LETIMER0CH1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1926 #define PRS_CH_CTRL_SIGSEL_BURTCCOMP0 (_PRS_CH_CTRL_SIGSEL_BURTCCOMP0 << 0) /**< Shifted mode BURTCCOMP0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1927 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES1 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1 << 0) /**< Shifted mode LESENSESCANRES1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1928 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES9 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9 << 0) /**< Shifted mode LESENSESCANRES9 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1929 #define PRS_CH_CTRL_SIGSEL_LESENSEDEC1 (_PRS_CH_CTRL_SIGSEL_LESENSEDEC1 << 0) /**< Shifted mode LESENSEDEC1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1930 #define PRS_CH_CTRL_SIGSEL_USART0RXDATAV (_PRS_CH_CTRL_SIGSEL_USART0RXDATAV << 0) /**< Shifted mode USART0RXDATAV for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1931 #define PRS_CH_CTRL_SIGSEL_USART1RXDATAV (_PRS_CH_CTRL_SIGSEL_USART1RXDATAV << 0) /**< Shifted mode USART1RXDATAV for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1932 #define PRS_CH_CTRL_SIGSEL_USART2RXDATAV (_PRS_CH_CTRL_SIGSEL_USART2RXDATAV << 0) /**< Shifted mode USART2RXDATAV for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1933 #define PRS_CH_CTRL_SIGSEL_TIMER0CC0 (_PRS_CH_CTRL_SIGSEL_TIMER0CC0 << 0) /**< Shifted mode TIMER0CC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1934 #define PRS_CH_CTRL_SIGSEL_TIMER1CC0 (_PRS_CH_CTRL_SIGSEL_TIMER1CC0 << 0) /**< Shifted mode TIMER1CC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1935 #define PRS_CH_CTRL_SIGSEL_TIMER2CC0 (_PRS_CH_CTRL_SIGSEL_TIMER2CC0 << 0) /**< Shifted mode TIMER2CC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1936 #define PRS_CH_CTRL_SIGSEL_TIMER3CC0 (_PRS_CH_CTRL_SIGSEL_TIMER3CC0 << 0) /**< Shifted mode TIMER3CC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1937 #define PRS_CH_CTRL_SIGSEL_RTCCOMP1 (_PRS_CH_CTRL_SIGSEL_RTCCOMP1 << 0) /**< Shifted mode RTCCOMP1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1938 #define PRS_CH_CTRL_SIGSEL_UART0RXDATAV (_PRS_CH_CTRL_SIGSEL_UART0RXDATAV << 0) /**< Shifted mode UART0RXDATAV for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1939 #define PRS_CH_CTRL_SIGSEL_UART1RXDATAV (_PRS_CH_CTRL_SIGSEL_UART1RXDATAV << 0) /**< Shifted mode UART1RXDATAV for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1940 #define PRS_CH_CTRL_SIGSEL_GPIOPIN2 (_PRS_CH_CTRL_SIGSEL_GPIOPIN2 << 0) /**< Shifted mode GPIOPIN2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1941 #define PRS_CH_CTRL_SIGSEL_GPIOPIN10 (_PRS_CH_CTRL_SIGSEL_GPIOPIN10 << 0) /**< Shifted mode GPIOPIN10 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1942 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES2 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2 << 0) /**< Shifted mode LESENSESCANRES2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1943 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES10 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10 << 0) /**< Shifted mode LESENSESCANRES10 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1944 #define PRS_CH_CTRL_SIGSEL_LESENSEDEC2 (_PRS_CH_CTRL_SIGSEL_LESENSEDEC2 << 0) /**< Shifted mode LESENSEDEC2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1945 #define PRS_CH_CTRL_SIGSEL_TIMER0CC1 (_PRS_CH_CTRL_SIGSEL_TIMER0CC1 << 0) /**< Shifted mode TIMER0CC1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1946 #define PRS_CH_CTRL_SIGSEL_TIMER1CC1 (_PRS_CH_CTRL_SIGSEL_TIMER1CC1 << 0) /**< Shifted mode TIMER1CC1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1947 #define PRS_CH_CTRL_SIGSEL_TIMER2CC1 (_PRS_CH_CTRL_SIGSEL_TIMER2CC1 << 0) /**< Shifted mode TIMER2CC1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1948 #define PRS_CH_CTRL_SIGSEL_TIMER3CC1 (_PRS_CH_CTRL_SIGSEL_TIMER3CC1 << 0) /**< Shifted mode TIMER3CC1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1949 #define PRS_CH_CTRL_SIGSEL_GPIOPIN3 (_PRS_CH_CTRL_SIGSEL_GPIOPIN3 << 0) /**< Shifted mode GPIOPIN3 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1950 #define PRS_CH_CTRL_SIGSEL_GPIOPIN11 (_PRS_CH_CTRL_SIGSEL_GPIOPIN11 << 0) /**< Shifted mode GPIOPIN11 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1951 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES3 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3 << 0) /**< Shifted mode LESENSESCANRES3 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1952 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES11 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11 << 0) /**< Shifted mode LESENSESCANRES11 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1953 #define PRS_CH_CTRL_SIGSEL_TIMER0CC2 (_PRS_CH_CTRL_SIGSEL_TIMER0CC2 << 0) /**< Shifted mode TIMER0CC2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1954 #define PRS_CH_CTRL_SIGSEL_TIMER1CC2 (_PRS_CH_CTRL_SIGSEL_TIMER1CC2 << 0) /**< Shifted mode TIMER1CC2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1955 #define PRS_CH_CTRL_SIGSEL_TIMER2CC2 (_PRS_CH_CTRL_SIGSEL_TIMER2CC2 << 0) /**< Shifted mode TIMER2CC2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1956 #define PRS_CH_CTRL_SIGSEL_TIMER3CC2 (_PRS_CH_CTRL_SIGSEL_TIMER3CC2 << 0) /**< Shifted mode TIMER3CC2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1957 #define PRS_CH_CTRL_SIGSEL_GPIOPIN4 (_PRS_CH_CTRL_SIGSEL_GPIOPIN4 << 0) /**< Shifted mode GPIOPIN4 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1958 #define PRS_CH_CTRL_SIGSEL_GPIOPIN12 (_PRS_CH_CTRL_SIGSEL_GPIOPIN12 << 0) /**< Shifted mode GPIOPIN12 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1959 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES4 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4 << 0) /**< Shifted mode LESENSESCANRES4 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1960 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES12 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12 << 0) /**< Shifted mode LESENSESCANRES12 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1961 #define PRS_CH_CTRL_SIGSEL_GPIOPIN5 (_PRS_CH_CTRL_SIGSEL_GPIOPIN5 << 0) /**< Shifted mode GPIOPIN5 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1962 #define PRS_CH_CTRL_SIGSEL_GPIOPIN13 (_PRS_CH_CTRL_SIGSEL_GPIOPIN13 << 0) /**< Shifted mode GPIOPIN13 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1963 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES5 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5 << 0) /**< Shifted mode LESENSESCANRES5 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1964 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES13 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13 << 0) /**< Shifted mode LESENSESCANRES13 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1965 #define PRS_CH_CTRL_SIGSEL_GPIOPIN6 (_PRS_CH_CTRL_SIGSEL_GPIOPIN6 << 0) /**< Shifted mode GPIOPIN6 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1966 #define PRS_CH_CTRL_SIGSEL_GPIOPIN14 (_PRS_CH_CTRL_SIGSEL_GPIOPIN14 << 0) /**< Shifted mode GPIOPIN14 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1967 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES6 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6 << 0) /**< Shifted mode LESENSESCANRES6 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1968 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES14 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14 << 0) /**< Shifted mode LESENSESCANRES14 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1969 #define PRS_CH_CTRL_SIGSEL_GPIOPIN7 (_PRS_CH_CTRL_SIGSEL_GPIOPIN7 << 0) /**< Shifted mode GPIOPIN7 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1970 #define PRS_CH_CTRL_SIGSEL_GPIOPIN15 (_PRS_CH_CTRL_SIGSEL_GPIOPIN15 << 0) /**< Shifted mode GPIOPIN15 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1971 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES7 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7 << 0) /**< Shifted mode LESENSESCANRES7 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1972 #define PRS_CH_CTRL_SIGSEL_LESENSESCANRES15 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15 << 0) /**< Shifted mode LESENSESCANRES15 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1973 #define _PRS_CH_CTRL_SOURCESEL_SHIFT 16 /**< Shift value for PRS_SOURCESEL */
Zaitsev 10:41552d038a69 1974 #define _PRS_CH_CTRL_SOURCESEL_MASK 0x3F0000UL /**< Bit mask for PRS_SOURCESEL */
Zaitsev 10:41552d038a69 1975 #define _PRS_CH_CTRL_SOURCESEL_NONE 0x00000000UL /**< Mode NONE for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1976 #define _PRS_CH_CTRL_SOURCESEL_VCMP 0x00000001UL /**< Mode VCMP for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1977 #define _PRS_CH_CTRL_SOURCESEL_ACMP0 0x00000002UL /**< Mode ACMP0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1978 #define _PRS_CH_CTRL_SOURCESEL_ACMP1 0x00000003UL /**< Mode ACMP1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1979 #define _PRS_CH_CTRL_SOURCESEL_DAC0 0x00000006UL /**< Mode DAC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1980 #define _PRS_CH_CTRL_SOURCESEL_ADC0 0x00000008UL /**< Mode ADC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1981 #define _PRS_CH_CTRL_SOURCESEL_USART0 0x00000010UL /**< Mode USART0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1982 #define _PRS_CH_CTRL_SOURCESEL_USART1 0x00000011UL /**< Mode USART1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1983 #define _PRS_CH_CTRL_SOURCESEL_USART2 0x00000012UL /**< Mode USART2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1984 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mode TIMER0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1985 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mode TIMER1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1986 #define _PRS_CH_CTRL_SOURCESEL_TIMER2 0x0000001EUL /**< Mode TIMER2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1987 #define _PRS_CH_CTRL_SOURCESEL_TIMER3 0x0000001FUL /**< Mode TIMER3 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1988 #define _PRS_CH_CTRL_SOURCESEL_RTC 0x00000028UL /**< Mode RTC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1989 #define _PRS_CH_CTRL_SOURCESEL_UART0 0x00000029UL /**< Mode UART0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1990 #define _PRS_CH_CTRL_SOURCESEL_UART1 0x0000002AUL /**< Mode UART1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1991 #define _PRS_CH_CTRL_SOURCESEL_GPIOL 0x00000030UL /**< Mode GPIOL for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1992 #define _PRS_CH_CTRL_SOURCESEL_GPIOH 0x00000031UL /**< Mode GPIOH for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1993 #define _PRS_CH_CTRL_SOURCESEL_LETIMER0 0x00000034UL /**< Mode LETIMER0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1994 #define _PRS_CH_CTRL_SOURCESEL_BURTC 0x00000037UL /**< Mode BURTC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1995 #define _PRS_CH_CTRL_SOURCESEL_LESENSEL 0x00000039UL /**< Mode LESENSEL for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1996 #define _PRS_CH_CTRL_SOURCESEL_LESENSEH 0x0000003AUL /**< Mode LESENSEH for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1997 #define _PRS_CH_CTRL_SOURCESEL_LESENSED 0x0000003BUL /**< Mode LESENSED for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1998 #define PRS_CH_CTRL_SOURCESEL_NONE (_PRS_CH_CTRL_SOURCESEL_NONE << 16) /**< Shifted mode NONE for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 1999 #define PRS_CH_CTRL_SOURCESEL_VCMP (_PRS_CH_CTRL_SOURCESEL_VCMP << 16) /**< Shifted mode VCMP for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2000 #define PRS_CH_CTRL_SOURCESEL_ACMP0 (_PRS_CH_CTRL_SOURCESEL_ACMP0 << 16) /**< Shifted mode ACMP0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2001 #define PRS_CH_CTRL_SOURCESEL_ACMP1 (_PRS_CH_CTRL_SOURCESEL_ACMP1 << 16) /**< Shifted mode ACMP1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2002 #define PRS_CH_CTRL_SOURCESEL_DAC0 (_PRS_CH_CTRL_SOURCESEL_DAC0 << 16) /**< Shifted mode DAC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2003 #define PRS_CH_CTRL_SOURCESEL_ADC0 (_PRS_CH_CTRL_SOURCESEL_ADC0 << 16) /**< Shifted mode ADC0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2004 #define PRS_CH_CTRL_SOURCESEL_USART0 (_PRS_CH_CTRL_SOURCESEL_USART0 << 16) /**< Shifted mode USART0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2005 #define PRS_CH_CTRL_SOURCESEL_USART1 (_PRS_CH_CTRL_SOURCESEL_USART1 << 16) /**< Shifted mode USART1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2006 #define PRS_CH_CTRL_SOURCESEL_USART2 (_PRS_CH_CTRL_SOURCESEL_USART2 << 16) /**< Shifted mode USART2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2007 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Shifted mode TIMER0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2008 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Shifted mode TIMER1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2009 #define PRS_CH_CTRL_SOURCESEL_TIMER2 (_PRS_CH_CTRL_SOURCESEL_TIMER2 << 16) /**< Shifted mode TIMER2 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2010 #define PRS_CH_CTRL_SOURCESEL_TIMER3 (_PRS_CH_CTRL_SOURCESEL_TIMER3 << 16) /**< Shifted mode TIMER3 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2011 #define PRS_CH_CTRL_SOURCESEL_RTC (_PRS_CH_CTRL_SOURCESEL_RTC << 16) /**< Shifted mode RTC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2012 #define PRS_CH_CTRL_SOURCESEL_UART0 (_PRS_CH_CTRL_SOURCESEL_UART0 << 16) /**< Shifted mode UART0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2013 #define PRS_CH_CTRL_SOURCESEL_UART1 (_PRS_CH_CTRL_SOURCESEL_UART1 << 16) /**< Shifted mode UART1 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2014 #define PRS_CH_CTRL_SOURCESEL_GPIOL (_PRS_CH_CTRL_SOURCESEL_GPIOL << 16) /**< Shifted mode GPIOL for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2015 #define PRS_CH_CTRL_SOURCESEL_GPIOH (_PRS_CH_CTRL_SOURCESEL_GPIOH << 16) /**< Shifted mode GPIOH for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2016 #define PRS_CH_CTRL_SOURCESEL_LETIMER0 (_PRS_CH_CTRL_SOURCESEL_LETIMER0 << 16) /**< Shifted mode LETIMER0 for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2017 #define PRS_CH_CTRL_SOURCESEL_BURTC (_PRS_CH_CTRL_SOURCESEL_BURTC << 16) /**< Shifted mode BURTC for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2018 #define PRS_CH_CTRL_SOURCESEL_LESENSEL (_PRS_CH_CTRL_SOURCESEL_LESENSEL << 16) /**< Shifted mode LESENSEL for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2019 #define PRS_CH_CTRL_SOURCESEL_LESENSEH (_PRS_CH_CTRL_SOURCESEL_LESENSEH << 16) /**< Shifted mode LESENSEH for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2020 #define PRS_CH_CTRL_SOURCESEL_LESENSED (_PRS_CH_CTRL_SOURCESEL_LESENSED << 16) /**< Shifted mode LESENSED for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2021 #define _PRS_CH_CTRL_EDSEL_SHIFT 24 /**< Shift value for PRS_EDSEL */
Zaitsev 10:41552d038a69 2022 #define _PRS_CH_CTRL_EDSEL_MASK 0x3000000UL /**< Bit mask for PRS_EDSEL */
Zaitsev 10:41552d038a69 2023 #define _PRS_CH_CTRL_EDSEL_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2024 #define _PRS_CH_CTRL_EDSEL_OFF 0x00000000UL /**< Mode OFF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2025 #define _PRS_CH_CTRL_EDSEL_POSEDGE 0x00000001UL /**< Mode POSEDGE for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2026 #define _PRS_CH_CTRL_EDSEL_NEGEDGE 0x00000002UL /**< Mode NEGEDGE for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2027 #define _PRS_CH_CTRL_EDSEL_BOTHEDGES 0x00000003UL /**< Mode BOTHEDGES for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2028 #define PRS_CH_CTRL_EDSEL_DEFAULT (_PRS_CH_CTRL_EDSEL_DEFAULT << 24) /**< Shifted mode DEFAULT for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2029 #define PRS_CH_CTRL_EDSEL_OFF (_PRS_CH_CTRL_EDSEL_OFF << 24) /**< Shifted mode OFF for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2030 #define PRS_CH_CTRL_EDSEL_POSEDGE (_PRS_CH_CTRL_EDSEL_POSEDGE << 24) /**< Shifted mode POSEDGE for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2031 #define PRS_CH_CTRL_EDSEL_NEGEDGE (_PRS_CH_CTRL_EDSEL_NEGEDGE << 24) /**< Shifted mode NEGEDGE for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2032 #define PRS_CH_CTRL_EDSEL_BOTHEDGES (_PRS_CH_CTRL_EDSEL_BOTHEDGES << 24) /**< Shifted mode BOTHEDGES for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2033 #define PRS_CH_CTRL_ASYNC (0x1UL << 28) /**< Asynchronous reflex */
Zaitsev 10:41552d038a69 2034 #define _PRS_CH_CTRL_ASYNC_SHIFT 28 /**< Shift value for PRS_ASYNC */
Zaitsev 10:41552d038a69 2035 #define _PRS_CH_CTRL_ASYNC_MASK 0x10000000UL /**< Bit mask for PRS_ASYNC */
Zaitsev 10:41552d038a69 2036 #define _PRS_CH_CTRL_ASYNC_DEFAULT 0x00000000UL /**< Mode DEFAULT for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2037 #define PRS_CH_CTRL_ASYNC_DEFAULT (_PRS_CH_CTRL_ASYNC_DEFAULT << 28) /**< Shifted mode DEFAULT for PRS_CH_CTRL */
Zaitsev 10:41552d038a69 2038
Zaitsev 10:41552d038a69 2039 /** @} End of group EFM32WG295F64_PRS */
Zaitsev 10:41552d038a69 2040
Zaitsev 10:41552d038a69 2041
Zaitsev 10:41552d038a69 2042
Zaitsev 10:41552d038a69 2043 /**************************************************************************//**
Zaitsev 10:41552d038a69 2044 * @defgroup EFM32WG295F64_UNLOCK EFM32WG295F64 Unlock Codes
Zaitsev 10:41552d038a69 2045 * @{
Zaitsev 10:41552d038a69 2046 *****************************************************************************/
Zaitsev 10:41552d038a69 2047 #define MSC_UNLOCK_CODE 0x1B71 /**< MSC unlock code */
Zaitsev 10:41552d038a69 2048 #define EMU_UNLOCK_CODE 0xADE8 /**< EMU unlock code */
Zaitsev 10:41552d038a69 2049 #define CMU_UNLOCK_CODE 0x580E /**< CMU unlock code */
Zaitsev 10:41552d038a69 2050 #define TIMER_UNLOCK_CODE 0xCE80 /**< TIMER unlock code */
Zaitsev 10:41552d038a69 2051 #define GPIO_UNLOCK_CODE 0xA534 /**< GPIO unlock code */
Zaitsev 10:41552d038a69 2052 #define BURTC_UNLOCK_CODE 0xAEE8 /**< BURTC unlock code */
Zaitsev 10:41552d038a69 2053
Zaitsev 10:41552d038a69 2054 /** @} End of group EFM32WG295F64_UNLOCK */
Zaitsev 10:41552d038a69 2055
Zaitsev 10:41552d038a69 2056 /** @} End of group EFM32WG295F64_BitFields */
Zaitsev 10:41552d038a69 2057
Zaitsev 10:41552d038a69 2058 /**************************************************************************//**
Zaitsev 10:41552d038a69 2059 * @defgroup EFM32WG295F64_Alternate_Function EFM32WG295F64 Alternate Function
Zaitsev 10:41552d038a69 2060 * @{
Zaitsev 10:41552d038a69 2061 *****************************************************************************/
Zaitsev 10:41552d038a69 2062
Zaitsev 10:41552d038a69 2063 #include "efm32wg_af_ports.h"
Zaitsev 10:41552d038a69 2064 #include "efm32wg_af_pins.h"
Zaitsev 10:41552d038a69 2065
Zaitsev 10:41552d038a69 2066 /** @} End of group EFM32WG295F64_Alternate_Function */
Zaitsev 10:41552d038a69 2067
Zaitsev 10:41552d038a69 2068 /**************************************************************************//**
Zaitsev 10:41552d038a69 2069 * @brief Set the value of a bit field within a register.
Zaitsev 10:41552d038a69 2070 *
Zaitsev 10:41552d038a69 2071 * @param REG
Zaitsev 10:41552d038a69 2072 * The register to update
Zaitsev 10:41552d038a69 2073 * @param MASK
Zaitsev 10:41552d038a69 2074 * The mask for the bit field to update
Zaitsev 10:41552d038a69 2075 * @param VALUE
Zaitsev 10:41552d038a69 2076 * The value to write to the bit field
Zaitsev 10:41552d038a69 2077 * @param OFFSET
Zaitsev 10:41552d038a69 2078 * The number of bits that the field is offset within the register.
Zaitsev 10:41552d038a69 2079 * 0 (zero) means LSB.
Zaitsev 10:41552d038a69 2080 *****************************************************************************/
Zaitsev 10:41552d038a69 2081 #define SET_BIT_FIELD(REG, MASK, VALUE, OFFSET) \
Zaitsev 10:41552d038a69 2082 REG = ((REG) &~(MASK)) | (((VALUE) << (OFFSET)) & (MASK));
Zaitsev 10:41552d038a69 2083
Zaitsev 10:41552d038a69 2084 /** @} End of group EFM32WG295F64 */
Zaitsev 10:41552d038a69 2085
Zaitsev 10:41552d038a69 2086 /** @} End of group Parts */
Zaitsev 10:41552d038a69 2087
Zaitsev 10:41552d038a69 2088 #ifdef __cplusplus
Zaitsev 10:41552d038a69 2089 }
Zaitsev 10:41552d038a69 2090 #endif
Zaitsev 10:41552d038a69 2091 #endif /* EFM32WG295F64_H */