rau cha
fix for mbed lib issue 3 (i2c problem) see also https://mbed.org/users/mbed_official/code/mbed/issues/3 affected implementations: LPC812, LPC11U24, LPC1768, LPC2368, LPC4088
Fork of
mbed-src
by 
mbed official
NVIC_Type Struct Reference
[Nested Vectored Interrupt Controller (NVIC)]
Structure type to access the Nested Vectored Interrupt Controller (NVIC). More...
#include <core_cm0plus.h>
Data Fields | |
| __IO uint32_t | ISER [1] |
| __IO uint32_t | ICER [1] |
| __IO uint32_t | ISPR [1] |
| __IO uint32_t | ICPR [1] |
| __IO uint32_t | IP [8] |
| __IO uint32_t | IABR [8] |
| __IO uint8_t | IP [240] |
| __O uint32_t | STIR |
Detailed Description
Structure type to access the Nested Vectored Interrupt Controller (NVIC).
Definition at line 276 of file Freescale/KL25Z/cmsis/core_cm0plus.h.
Field Documentation
| __IO uint32_t IABR |
Offset: 0x200 (R/W) Interrupt Active bit Register
Definition at line 291 of file core_cm3.h.
| __IO uint32_t ICER |
Offset: 0x080 (R/W) Interrupt Clear Enable Register
Definition at line 280 of file Freescale/KL25Z/cmsis/core_cm0plus.h.
| __IO uint32_t ICPR |
Offset: 0x180 (R/W) Interrupt Clear Pending Register
Definition at line 284 of file Freescale/KL25Z/cmsis/core_cm0plus.h.
| __IO uint32_t IP |
Offset: 0x300 (R/W) Interrupt Priority Register
Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide)
Definition at line 287 of file Freescale/KL25Z/cmsis/core_cm0plus.h.
| __IO uint8_t IP[240] |
Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide)
Definition at line 293 of file core_cm3.h.
| __IO uint32_t ISER |
Offset: 0x000 (R/W) Interrupt Set Enable Register
Definition at line 278 of file Freescale/KL25Z/cmsis/core_cm0plus.h.
| __IO uint32_t ISPR |
Offset: 0x100 (R/W) Interrupt Set Pending Register
Definition at line 282 of file Freescale/KL25Z/cmsis/core_cm0plus.h.
| __O uint32_t STIR |
Offset: 0xE00 ( /W) Software Trigger Interrupt Register
Definition at line 295 of file core_cm3.h.
Generated on Tue Jul 12 2022 13:47:04 by
1.7.2