Jonne Valola / PokittoLib Featured

PokittoLib is the library needed for programming the Pokitto DIY game console (www.pokitto.com)

Dependents:   YATTT sd_map_test cPong SnowDemo ... more

Embed: (wiki syntax)

« Back to documentation index

Show/hide line numbers Pokitto_extport.h Source File

Pokitto_extport.h

Go to the documentation of this file.
00001 /**************************************************************************/
00002 /*!
00003     @file     Pokitto_extport.h
00004     @author   Jonne Valola
00005 
00006     @section LICENSE
00007 
00008     Pokitto development stage library
00009     Software License Agreement
00010 
00011     Copyright (c) 2015, Jonne Valola ("Author")
00012     All rights reserved.
00013 
00014     This library is intended solely for the purpose of Pokitto development.
00015 
00016     Redistribution and use in source and binary forms, with or without
00017     modification requires written permission from Author.
00018 */
00019 /**************************************************************************/
00020 
00021 #ifndef POKITTO_EXTPORT_H
00022 #define POKITTO_EXTPORT_H
00023 
00024 #include "mbed.h"
00025 
00026 using namespace mbed; //interruptin
00027 
00028 #if POK_BOARDREV == 1
00029  /** 2-layer board rev 1.3 **/
00030  #define EXT0_PORT   1
00031  #define EXT0_PIN    19
00032  #define EXT1_PORT   0
00033  #define EXT1_PIN    11
00034  #define EXT2_PORT   0
00035  #define EXT2_PIN    12
00036  #define EXT3_PORT   0
00037  #define EXT3_PIN    13
00038  #define EXT4_PORT   0
00039  #define EXT4_PIN    14
00040  #define EXT5_PORT   0
00041  #define EXT5_PIN    17
00042  #define EXT6_PORT   0
00043  #define EXT6_PIN    18
00044  #define EXT7_PORT   0
00045  #define EXT7_PIN    19
00046  #define EXT8_PORT   1
00047  #define EXT8_PIN    20
00048  #define EXT9_PORT   1
00049  #define EXT9_PIN    21
00050  #define EXT10_PORT   1
00051  #define EXT10_PIN    22
00052  #define EXT11_PORT   1
00053  #define EXT11_PIN    23
00054  #define EXT12_PORT   1
00055  #define EXT12_PIN    5
00056  #define EXT13_PORT   1
00057  #define EXT13_PIN    6
00058  #define EXT14_PORT   1
00059  #define EXT14_PIN    8
00060  #define EXT15_PORT   0
00061  #define EXT15_PIN    19
00062  #define EXT16_PORT   0
00063  #define EXT16_PIN    13
00064  #define EXT17_PORT   0
00065  #define EXT17_PIN    16
00066 #else
00067  /** 4-layer board rev 2.1 **/
00068  #define EXT0_PORT   1
00069  #define EXT0_PIN    19
00070  #define EXT1_PORT   0
00071  #define EXT1_PIN    11
00072  #define EXT2_PORT   0
00073  #define EXT2_PIN    12
00074  #define EXT3_PORT   0
00075  #define EXT3_PIN    13
00076  #define EXT4_PORT   0
00077  #define EXT4_PIN    14
00078  #define EXT5_PORT   0
00079  #define EXT5_PIN    17
00080  #define EXT6_PORT   0
00081  #define EXT6_PIN    18
00082  #define EXT7_PORT   0
00083  #define EXT7_PIN    19
00084  #define EXT8_PORT   1
00085  #define EXT8_PIN    20
00086  #define EXT9_PORT   1
00087  #define EXT9_PIN    21
00088  #define EXT10_PORT   1
00089  #define EXT10_PIN    22
00090  #define EXT11_PORT   1
00091  #define EXT11_PIN    23
00092  #define EXT12_PORT   1
00093  #define EXT12_PIN    5
00094  #define EXT13_PORT   1
00095  #define EXT13_PIN    6
00096  #define EXT14_PORT   1
00097  #define EXT14_PIN    8
00098  #define EXT15_PORT   0
00099  #define EXT15_PIN    19
00100  #define EXT16_PORT   0
00101  #define EXT16_PIN    13
00102  #define EXT17_PORT   0
00103  #define EXT17_PIN    16
00104 
00105  #define EXT0   P1_19
00106  #define EXT1   P0_11
00107  #define EXT2   P0_12
00108  #define EXT3   P0_13
00109  #define EXT4   P0_14
00110  #define EXT5   P0_17
00111  #define EXT6   P0_18
00112  #define EXT7   P0_19
00113  #define EXT8   P1_20
00114  #define EXT9   P1_21
00115  #define EXT10  P1_22
00116  #define EXT11  P1_23
00117  #define EXT12  P1_5
00118  #define EXT13  P1_6
00119  #define EXT14  P1_8
00120  #define EXT15  P1_26
00121  #define EXT16  P1_27
00122  #define EXT17  P0_16
00123 
00124 #endif // POK_BOARDREV
00125 
00126 #define CLR_EXT0 LPC_GPIO_PORT->CLR[EXT0_PORT] = 1 << EXT0_PIN;
00127 #define SET_EXT0 LPC_GPIO_PORT->SET[EXT0_PORT] = 1 << EXT0_PIN;
00128 #define CLR_EXT1 LPC_GPIO_PORT->CLR[EXT1_PORT] = 1 << EXT1_PIN;
00129 #define SET_EXT1 LPC_GPIO_PORT->SET[EXT1_PORT] = 1 << EXT1_PIN;
00130 #define CLR_EXT2 LPC_GPIO_PORT->CLR[EXT2_PORT] = 1 << EXT2_PIN;
00131 #define SET_EXT2 LPC_GPIO_PORT->SET[EXT2_PORT] = 1 << EXT2_PIN;
00132 #define CLR_EXT3 LPC_GPIO_PORT->CLR[EXT3_PORT] = 1 << EXT3_PIN;
00133 #define SET_EXT3 LPC_GPIO_PORT->SET[EXT3_PORT] = 1 << EXT3_PIN;
00134 #define CLR_EXT4 LPC_GPIO_PORT->CLR[EXT4_PORT] = 1 << EXT4_PIN;
00135 #define SET_EXT4 LPC_GPIO_PORT->SET[EXT4_PORT] = 1 << EXT4_PIN;
00136 #define CLR_EXT5 LPC_GPIO_PORT->CLR[EXT5_PORT] = 1 << EXT5_PIN;
00137 #define SET_EXT5 LPC_GPIO_PORT->SET[EXT5_PORT] = 1 << EXT5_PIN;
00138 #define CLR_EXT6 LPC_GPIO_PORT->CLR[EXT6_PORT] = 1 << EXT6_PIN;
00139 #define SET_EXT6 LPC_GPIO_PORT->SET[EXT6_PORT] = 1 << EXT6_PIN;
00140 #define CLR_EXT7 LPC_GPIO_PORT->CLR[EXT7_PORT] = 1 << EXT7_PIN;
00141 #define SET_EXT7 LPC_GPIO_PORT->SET[EXT7_PORT] = 1 << EXT7_PIN;
00142 #define CLR_EXT8 LPC_GPIO_PORT->CLR[EXT8_PORT] = 1 << EXT8_PIN;
00143 #define SET_EXT8 LPC_GPIO_PORT->SET[EXT8_PORT] = 1 << EXT8_PIN;
00144 #define CLR_EXT9 LPC_GPIO_PORT->CLR[EXT9_PORT] = 1 << EXT9_PIN;
00145 #define SET_EXT9 LPC_GPIO_PORT->SET[EXT9_PORT] = 1 << EXT9_PIN;
00146 #define CLR_EXT10 LPC_GPIO_PORT->CLR[EXT10_PORT] = 1 << EXT10_PIN;
00147 #define SET_EXT10 LPC_GPIO_PORT->SET[EXT10_PORT] = 1 << EXT10_PIN;
00148 #define CLR_EXT11 LPC_GPIO_PORT->CLR[EXT11_PORT] = 1 << EXT11_PIN;
00149 #define SET_EXT11 LPC_GPIO_PORT->SET[EXT11_PORT] = 1 << EXT11_PIN;
00150 #define CLR_EXT12 LPC_GPIO_PORT->CLR[EXT12_PORT] = 1 << EXT12_PIN;
00151 #define SET_EXT12 LPC_GPIO_PORT->SET[EXT12_PORT] = 1 << EXT12_PIN;
00152 #define CLR_EXT13 LPC_GPIO_PORT->CLR[EXT13_PORT] = 1 << EXT13_PIN;
00153 #define SET_EXT13 LPC_GPIO_PORT->SET[EXT13_PORT] = 1 << EXT13_PIN;
00154 #define CLR_EXT14 LPC_GPIO_PORT->CLR[EXT14_PORT] = 1 << EXT14_PIN;
00155 #define SET_EXT14 LPC_GPIO_PORT->SET[EXT14_PORT] = 1 << EXT14_PIN;
00156 #define CLR_EXT15 LPC_GPIO_PORT->CLR[EXT15_PORT] = 1 << EXT15_PIN;
00157 #define SET_EXT15 LPC_GPIO_PORT->SET[EXT15_PORT] = 1 << EXT15_PIN;
00158 #define CLR_EXT16 LPC_GPIO_PORT->CLR[EXT16_PORT] = 1 << EXT16_PIN;
00159 #define SET_EXT16 LPC_GPIO_PORT->SET[EXT16_PORT] = 1 << EXT16_PIN;
00160 #define CLR_EXT17 LPC_GPIO_PORT->CLR[EXT17_PORT] = 1 << EXT17_PIN;
00161 #define SET_EXT17 LPC_GPIO_PORT->SET[EXT17_PORT] = 1 << EXT17_PIN;
00162 
00163 #if POK_USE_EXT > 0
00164 //#if POK_BOARDREV == 1
00165  /** 2-layer board rev 1.3 **/
00166 //#else
00167  /** 4-layer board rev 2.1 **/
00168  //extern InterruptIn ext0;
00169  extern AnalogIn ext0;
00170  extern DigitalIn ext1;
00171  //DigitalOut ext0;
00172  //DigitalOut ext1;
00173  extern DigitalOut ext2;
00174  extern DigitalOut ext3;
00175  extern DigitalOut ext4;
00176  extern DigitalOut ext5;
00177  extern DigitalOut ext6;
00178  extern DigitalOut ext7;
00179  extern DigitalOut ext8;
00180  extern DigitalOut ext9;
00181  extern DigitalOut ext10;
00182  extern DigitalOut ext11;
00183  extern DigitalOut ext12;
00184  extern DigitalOut ext13;
00185  extern DigitalOut ext14;
00186  extern DigitalOut ext15;
00187  extern DigitalOut ext16;
00188  extern DigitalOut ext17;
00189 //#endif // POK_BOARDREV
00190 #endif // POK_USE_EXT
00191 
00192 extern int turn;
00193 #endif // POKITTO_EXTPORT_H
00194 
00195