forkd

Dependencies:   mbed

Fork of LGstaandart by Dmitry Kovalev

Embed: (wiki syntax)

« Back to documentation index

LPC_GPDMA_TypeDef Struct Reference

LPC_GPDMA_TypeDef Struct Reference
[LPC17xx_System]

General Purpose Direct Memory Access (GPDMA) register structure definition. More...

#include <LPC17xx.h>

Data Fields

__I uint32_t IntStat
__I uint32_t IntTCStat
__O uint32_t IntTCClear
__I uint32_t IntErrStat
__O uint32_t IntErrClr
__I uint32_t RawIntTCStat
__I uint32_t RawIntErrStat
__I uint32_t EnbldChns
__IO uint32_t SoftBReq
__IO uint32_t SoftSReq
__IO uint32_t SoftLBReq
__IO uint32_t SoftLSReq
__IO uint32_t Config
__IO uint32_t Sync

Detailed Description

General Purpose Direct Memory Access (GPDMA) register structure definition.

Definition at line 680 of file LPC17xx.h.


Field Documentation

__IO uint32_t Config

Offset: 0x030 (R/W) DMA Configuration Register

Definition at line 694 of file LPC17xx.h.

__I uint32_t EnbldChns

Offset: 0x01C (R/ ) DMA Enabled Channel Register

Definition at line 689 of file LPC17xx.h.

__O uint32_t IntErrClr

Offset: 0x010 ( /W) DMA Interrupt Error Clear Register

Definition at line 686 of file LPC17xx.h.

__I uint32_t IntErrStat

Offset: 0x00C (R/ ) DMA Interrupt Error Status Register

Definition at line 685 of file LPC17xx.h.

__I uint32_t IntStat

Offset: 0x000 (R/ ) DMA Interrupt Status Register

Definition at line 682 of file LPC17xx.h.

__O uint32_t IntTCClear

Offset: 0x008 ( /W) DMA Interrupt Terminal Count Request Clear Register

Definition at line 684 of file LPC17xx.h.

__I uint32_t IntTCStat

Offset: 0x004 (R/ ) DMA Interrupt Terminal Count Request Status Register

Definition at line 683 of file LPC17xx.h.

__I uint32_t RawIntErrStat

Offset: 0x018 (R/ ) DMA Raw Error Interrupt Status Register

Definition at line 688 of file LPC17xx.h.

__I uint32_t RawIntTCStat

Offset: 0x014 (R/ ) DMA Raw Interrupt Terminal Count Status Register

Definition at line 687 of file LPC17xx.h.

__IO uint32_t SoftBReq

Offset: 0x020 (R/W) DMA Software Burst Request Register

Definition at line 690 of file LPC17xx.h.

__IO uint32_t SoftLBReq

Offset: 0x028 (R/W) DMA Software Last Burst Request Register

Definition at line 692 of file LPC17xx.h.

__IO uint32_t SoftLSReq

Offset: 0x02C (R/W) DMA Software Last Single Request Register

Definition at line 693 of file LPC17xx.h.

__IO uint32_t SoftSReq

Offset: 0x024 (R/W) DMA Software Single Request Register

Definition at line 691 of file LPC17xx.h.

__IO uint32_t Sync

Offset: 0x034 (R/W) DMA Synchronization Register

Definition at line 695 of file LPC17xx.h.