SilentSensors / mbed-dev

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed-dev by mbed official

targets/cmsis/TARGET_STM/TARGET_STM32F3/TARGET_NUCLEO_F334R8/TOOLCHAIN_ARM_MICRO/startup_stm32f334x8.S@144:ef7eb2e8f9f7, 2016-09-02 (annotated)

Committer:
<>
Date:
Fri Sep 02 15:07:44 2016 +0100
Revision:
144:ef7eb2e8f9f7
Parent:
0:9b334a45a8ff 
This updates the lib to the mbed lib v125

Who changed what in which revision?

UserRevisionLine numberNew contents of line
<> 144:ef7eb2e8f9f7 1 ;******************** (C) COPYRIGHT 2014 STMicroelectronics ********************
<> 144:ef7eb2e8f9f7 2 ;* File Name : startup_stm32f334x8.s
<> 144:ef7eb2e8f9f7 3 ;* Author : MCD Application Team
<> 144:ef7eb2e8f9f7 4 ;* Version : V2.1.0
<> 144:ef7eb2e8f9f7 5 ;* Date : 12-Sept-2014
<> 144:ef7eb2e8f9f7 6 ;* Description : STM32F334x4/x6/x8 devices vector table for MDK-ARM_MICRO toolchain.
<> 144:ef7eb2e8f9f7 7 ;* This module performs:
<> 144:ef7eb2e8f9f7 8 ;* - Set the initial SP
<> 144:ef7eb2e8f9f7 9 ;* - Set the initial PC == Reset_Handler
<> 144:ef7eb2e8f9f7 10 ;* - Set the vector table entries with the exceptions ISR address
<> 144:ef7eb2e8f9f7 11 ;* - Branches to __main in the C library (which eventually
<> 144:ef7eb2e8f9f7 12 ;* calls main()).
<> 144:ef7eb2e8f9f7 13 ;* After Reset the CortexM4 processor is in Thread mode,
<> 144:ef7eb2e8f9f7 14 ;* priority is Privileged, and the Stack is set to Main.
<> 144:ef7eb2e8f9f7 15 ;* <<< Use Configuration Wizard in Context Menu >>>
<> 144:ef7eb2e8f9f7 16 ;*******************************************************************************
<> 144:ef7eb2e8f9f7 17 ;
<> 144:ef7eb2e8f9f7 18 ;* Redistribution and use in source and binary forms, with or without modification,
<> 144:ef7eb2e8f9f7 19 ;* are permitted provided that the following conditions are met:
<> 144:ef7eb2e8f9f7 20 ;* 1. Redistributions of source code must retain the above copyright notice,
<> 144:ef7eb2e8f9f7 21 ;* this list of conditions and the following disclaimer.
<> 144:ef7eb2e8f9f7 22 ;* 2. Redistributions in binary form must reproduce the above copyright notice,
<> 144:ef7eb2e8f9f7 23 ;* this list of conditions and the following disclaimer in the documentation
<> 144:ef7eb2e8f9f7 24 ;* and/or other materials provided with the distribution.
<> 144:ef7eb2e8f9f7 25 ;* 3. Neither the name of STMicroelectronics nor the names of its contributors
<> 144:ef7eb2e8f9f7 26 ;* may be used to endorse or promote products derived from this software
<> 144:ef7eb2e8f9f7 27 ;* without specific prior written permission.
<> 144:ef7eb2e8f9f7 28 ;*
<> 144:ef7eb2e8f9f7 29 ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
<> 144:ef7eb2e8f9f7 30 ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<> 144:ef7eb2e8f9f7 31 ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
<> 144:ef7eb2e8f9f7 32 ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
<> 144:ef7eb2e8f9f7 33 ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
<> 144:ef7eb2e8f9f7 34 ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
<> 144:ef7eb2e8f9f7 35 ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
<> 144:ef7eb2e8f9f7 36 ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
<> 144:ef7eb2e8f9f7 37 ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
<> 144:ef7eb2e8f9f7 38 ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
<> 144:ef7eb2e8f9f7 39 ;
<> 144:ef7eb2e8f9f7 40 ;*******************************************************************************
<> 144:ef7eb2e8f9f7 41
<> 144:ef7eb2e8f9f7 42 ; Amount of memory (in bytes) allocated for Stack
<> 144:ef7eb2e8f9f7 43 ; Tailor this value to your application needs
<> 144:ef7eb2e8f9f7 44 ; <h> Stack Configuration
<> 144:ef7eb2e8f9f7 45 ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
<> 144:ef7eb2e8f9f7 46 ; </h>
<> 144:ef7eb2e8f9f7 47
<> 144:ef7eb2e8f9f7 48 Stack_Size EQU 0x00000400
<> 144:ef7eb2e8f9f7 49
<> 144:ef7eb2e8f9f7 50 AREA STACK, NOINIT, READWRITE, ALIGN=3
<> 144:ef7eb2e8f9f7 51 EXPORT __initial_sp
<> 144:ef7eb2e8f9f7 52
<> 144:ef7eb2e8f9f7 53 Stack_Mem SPACE Stack_Size
<> 144:ef7eb2e8f9f7 54 __initial_sp EQU 0x20003000 ; Top of RAM
<> 144:ef7eb2e8f9f7 55
<> 144:ef7eb2e8f9f7 56
<> 144:ef7eb2e8f9f7 57 ; <h> Heap Configuration
<> 144:ef7eb2e8f9f7 58 ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
<> 144:ef7eb2e8f9f7 59 ; </h>
<> 144:ef7eb2e8f9f7 60
<> 144:ef7eb2e8f9f7 61 Heap_Size EQU 0x00000400
<> 144:ef7eb2e8f9f7 62
<> 144:ef7eb2e8f9f7 63 AREA HEAP, NOINIT, READWRITE, ALIGN=3
<> 144:ef7eb2e8f9f7 64 EXPORT __heap_base
<> 144:ef7eb2e8f9f7 65 EXPORT __heap_limit
<> 144:ef7eb2e8f9f7 66
<> 144:ef7eb2e8f9f7 67 __heap_base
<> 144:ef7eb2e8f9f7 68 Heap_Mem SPACE Heap_Size
<> 144:ef7eb2e8f9f7 69 __heap_limit EQU (__initial_sp - Stack_Size)
<> 144:ef7eb2e8f9f7 70
<> 144:ef7eb2e8f9f7 71 PRESERVE8
<> 144:ef7eb2e8f9f7 72 THUMB
<> 144:ef7eb2e8f9f7 73
<> 144:ef7eb2e8f9f7 74
<> 144:ef7eb2e8f9f7 75 ; Vector Table Mapped to Address 0 at Reset
<> 144:ef7eb2e8f9f7 76 AREA RESET, DATA, READONLY
<> 144:ef7eb2e8f9f7 77 EXPORT __Vectors
<> 144:ef7eb2e8f9f7 78 EXPORT __Vectors_End
<> 144:ef7eb2e8f9f7 79 EXPORT __Vectors_Size
<> 144:ef7eb2e8f9f7 80
<> 144:ef7eb2e8f9f7 81 __Vectors DCD __initial_sp ; Top of Stack
<> 144:ef7eb2e8f9f7 82 DCD Reset_Handler ; Reset Handler
<> 144:ef7eb2e8f9f7 83 DCD NMI_Handler ; NMI Handler
<> 144:ef7eb2e8f9f7 84 DCD HardFault_Handler ; Hard Fault Handler
<> 144:ef7eb2e8f9f7 85 DCD MemManage_Handler ; MPU Fault Handler
<> 144:ef7eb2e8f9f7 86 DCD BusFault_Handler ; Bus Fault Handler
<> 144:ef7eb2e8f9f7 87 DCD UsageFault_Handler ; Usage Fault Handler
<> 144:ef7eb2e8f9f7 88 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 89 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 90 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 91 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 92 DCD SVC_Handler ; SVCall Handler
<> 144:ef7eb2e8f9f7 93 DCD DebugMon_Handler ; Debug Monitor Handler
<> 144:ef7eb2e8f9f7 94 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 95 DCD PendSV_Handler ; PendSV Handler
<> 144:ef7eb2e8f9f7 96 DCD SysTick_Handler ; SysTick Handler
<> 144:ef7eb2e8f9f7 97
<> 144:ef7eb2e8f9f7 98 ; External Interrupts
<> 144:ef7eb2e8f9f7 99 DCD WWDG_IRQHandler ; Window WatchDog
<> 144:ef7eb2e8f9f7 100 DCD PVD_IRQHandler ; PVD through EXTI Line detection
<> 144:ef7eb2e8f9f7 101 DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
<> 144:ef7eb2e8f9f7 102 DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
<> 144:ef7eb2e8f9f7 103 DCD FLASH_IRQHandler ; FLASH
<> 144:ef7eb2e8f9f7 104 DCD RCC_IRQHandler ; RCC
<> 144:ef7eb2e8f9f7 105 DCD EXTI0_IRQHandler ; EXTI Line0
<> 144:ef7eb2e8f9f7 106 DCD EXTI1_IRQHandler ; EXTI Line1
<> 144:ef7eb2e8f9f7 107 DCD EXTI2_TSC_IRQHandler ; EXTI Line2 and Touch Sense controller
<> 144:ef7eb2e8f9f7 108 DCD EXTI3_IRQHandler ; EXTI Line3
<> 144:ef7eb2e8f9f7 109 DCD EXTI4_IRQHandler ; EXTI Line4
<> 144:ef7eb2e8f9f7 110 DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
<> 144:ef7eb2e8f9f7 111 DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
<> 144:ef7eb2e8f9f7 112 DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
<> 144:ef7eb2e8f9f7 113 DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
<> 144:ef7eb2e8f9f7 114 DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
<> 144:ef7eb2e8f9f7 115 DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
<> 144:ef7eb2e8f9f7 116 DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
<> 144:ef7eb2e8f9f7 117 DCD ADC1_2_IRQHandler ; ADC1 and ADC2
<> 144:ef7eb2e8f9f7 118 DCD CAN_TX_IRQHandler ; CAN TX
<> 144:ef7eb2e8f9f7 119 DCD CAN_RX0_IRQHandler ; CAN RX0
<> 144:ef7eb2e8f9f7 120 DCD CAN_RX1_IRQHandler ; CAN RX1
<> 144:ef7eb2e8f9f7 121 DCD CAN_SCE_IRQHandler ; CAN SCE
<> 144:ef7eb2e8f9f7 122 DCD EXTI9_5_IRQHandler ; External Line[9:5]s
<> 144:ef7eb2e8f9f7 123 DCD TIM1_BRK_TIM15_IRQHandler ; TIM1 Break and TIM15
<> 144:ef7eb2e8f9f7 124 DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16
<> 144:ef7eb2e8f9f7 125 DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Commutation and TIM17
<> 144:ef7eb2e8f9f7 126 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
<> 144:ef7eb2e8f9f7 127 DCD TIM2_IRQHandler ; TIM2
<> 144:ef7eb2e8f9f7 128 DCD TIM3_IRQHandler ; TIM3
<> 144:ef7eb2e8f9f7 129 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 130 DCD I2C1_EV_IRQHandler ; I2C1 Event and EXTI Line 23
<> 144:ef7eb2e8f9f7 131 DCD I2C1_ER_IRQHandler ; I2C1 Error
<> 144:ef7eb2e8f9f7 132 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 133 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 134 DCD SPI1_IRQHandler ; SPI1
<> 144:ef7eb2e8f9f7 135 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 136 DCD USART1_IRQHandler ; USART1 and EXTI Line 25
<> 144:ef7eb2e8f9f7 137 DCD USART2_IRQHandler ; USART2 and EXTI Line 26
<> 144:ef7eb2e8f9f7 138 DCD USART3_IRQHandler ; USART3 and EXTI Line 28
<> 144:ef7eb2e8f9f7 139 DCD EXTI15_10_IRQHandler ; External Line[15:10]s
<> 144:ef7eb2e8f9f7 140 DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
<> 144:ef7eb2e8f9f7 141 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 142 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 143 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 144 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 145 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 146 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 147 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 148 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 149 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 150 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 151 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 152 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 153 DCD TIM6_DAC1_IRQHandler ; TIM6 and DAC1 underrun errors
<> 144:ef7eb2e8f9f7 154 DCD TIM7_DAC2_IRQHandler ; TIM7 and DAC2 underrun errors
<> 144:ef7eb2e8f9f7 155 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 156 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 157 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 158 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 159 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 160 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 161 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 162 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 163 DCD COMP2_IRQHandler ; COMP2
<> 144:ef7eb2e8f9f7 164 DCD COMP4_6_IRQHandler ; COMP4 and COMP6
<> 144:ef7eb2e8f9f7 165 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 166 DCD HRTIM1_Master_IRQHandler ; HRTIM1 master timer
<> 144:ef7eb2e8f9f7 167 DCD HRTIM1_TIMA_IRQHandler ; HRTIM1 timer A
<> 144:ef7eb2e8f9f7 168 DCD HRTIM1_TIMB_IRQHandler ; HRTIM1 timer B
<> 144:ef7eb2e8f9f7 169 DCD HRTIM1_TIMC_IRQHandler ; HRTIM1 timer C
<> 144:ef7eb2e8f9f7 170 DCD HRTIM1_TIMD_IRQHandler ; HRTIM1 timer D
<> 144:ef7eb2e8f9f7 171 DCD HRTIM1_TIME_IRQHandler ; HRTIM1 timer E
<> 144:ef7eb2e8f9f7 172 DCD HRTIM1_FLT_IRQHandler ; HRTIM1 fault
<> 144:ef7eb2e8f9f7 173 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 174 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 175 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 176 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 177 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 178 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 179 DCD 0 ; Reserved
<> 144:ef7eb2e8f9f7 180 DCD FPU_IRQHandler ; FPU
<> 144:ef7eb2e8f9f7 181
<> 144:ef7eb2e8f9f7 182 __Vectors_End
<> 144:ef7eb2e8f9f7 183
<> 144:ef7eb2e8f9f7 184 __Vectors_Size EQU __Vectors_End - __Vectors
<> 144:ef7eb2e8f9f7 185
<> 144:ef7eb2e8f9f7 186 AREA |.text|, CODE, READONLY
<> 144:ef7eb2e8f9f7 187
<> 144:ef7eb2e8f9f7 188 ; Reset handler
<> 144:ef7eb2e8f9f7 189 Reset_Handler PROC
<> 144:ef7eb2e8f9f7 190 EXPORT Reset_Handler [WEAK]
<> 144:ef7eb2e8f9f7 191 IMPORT SystemInit
<> 144:ef7eb2e8f9f7 192 IMPORT __main
<> 144:ef7eb2e8f9f7 193
<> 144:ef7eb2e8f9f7 194 LDR R0, =SystemInit
<> 144:ef7eb2e8f9f7 195 BLX R0
<> 144:ef7eb2e8f9f7 196 LDR R0, =__main
<> 144:ef7eb2e8f9f7 197 BX R0
<> 144:ef7eb2e8f9f7 198 ENDP
<> 144:ef7eb2e8f9f7 199
<> 144:ef7eb2e8f9f7 200 ; Dummy Exception Handlers (infinite loops which can be modified)
<> 144:ef7eb2e8f9f7 201
<> 144:ef7eb2e8f9f7 202 NMI_Handler PROC
<> 144:ef7eb2e8f9f7 203 EXPORT NMI_Handler [WEAK]
<> 144:ef7eb2e8f9f7 204 B .
<> 144:ef7eb2e8f9f7 205 ENDP
<> 144:ef7eb2e8f9f7 206 HardFault_Handler\
<> 144:ef7eb2e8f9f7 207 PROC
<> 144:ef7eb2e8f9f7 208 EXPORT HardFault_Handler [WEAK]
<> 144:ef7eb2e8f9f7 209 B .
<> 144:ef7eb2e8f9f7 210 ENDP
<> 144:ef7eb2e8f9f7 211 MemManage_Handler\
<> 144:ef7eb2e8f9f7 212 PROC
<> 144:ef7eb2e8f9f7 213 EXPORT MemManage_Handler [WEAK]
<> 144:ef7eb2e8f9f7 214 B .
<> 144:ef7eb2e8f9f7 215 ENDP
<> 144:ef7eb2e8f9f7 216 BusFault_Handler\
<> 144:ef7eb2e8f9f7 217 PROC
<> 144:ef7eb2e8f9f7 218 EXPORT BusFault_Handler [WEAK]
<> 144:ef7eb2e8f9f7 219 B .
<> 144:ef7eb2e8f9f7 220 ENDP
<> 144:ef7eb2e8f9f7 221 UsageFault_Handler\
<> 144:ef7eb2e8f9f7 222 PROC
<> 144:ef7eb2e8f9f7 223 EXPORT UsageFault_Handler [WEAK]
<> 144:ef7eb2e8f9f7 224 B .
<> 144:ef7eb2e8f9f7 225 ENDP
<> 144:ef7eb2e8f9f7 226 SVC_Handler PROC
<> 144:ef7eb2e8f9f7 227 EXPORT SVC_Handler [WEAK]
<> 144:ef7eb2e8f9f7 228 B .
<> 144:ef7eb2e8f9f7 229 ENDP
<> 144:ef7eb2e8f9f7 230 DebugMon_Handler\
<> 144:ef7eb2e8f9f7 231 PROC
<> 144:ef7eb2e8f9f7 232 EXPORT DebugMon_Handler [WEAK]
<> 144:ef7eb2e8f9f7 233 B .
<> 144:ef7eb2e8f9f7 234 ENDP
<> 144:ef7eb2e8f9f7 235 PendSV_Handler PROC
<> 144:ef7eb2e8f9f7 236 EXPORT PendSV_Handler [WEAK]
<> 144:ef7eb2e8f9f7 237 B .
<> 144:ef7eb2e8f9f7 238 ENDP
<> 144:ef7eb2e8f9f7 239 SysTick_Handler PROC
<> 144:ef7eb2e8f9f7 240 EXPORT SysTick_Handler [WEAK]
<> 144:ef7eb2e8f9f7 241 B .
<> 144:ef7eb2e8f9f7 242 ENDP
<> 144:ef7eb2e8f9f7 243
<> 144:ef7eb2e8f9f7 244 Default_Handler PROC
<> 144:ef7eb2e8f9f7 245
<> 144:ef7eb2e8f9f7 246 EXPORT WWDG_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 247 EXPORT PVD_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 248 EXPORT TAMP_STAMP_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 249 EXPORT RTC_WKUP_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 250 EXPORT FLASH_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 251 EXPORT RCC_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 252 EXPORT EXTI0_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 253 EXPORT EXTI1_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 254 EXPORT EXTI2_TSC_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 255 EXPORT EXTI3_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 256 EXPORT EXTI4_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 257 EXPORT DMA1_Channel1_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 258 EXPORT DMA1_Channel2_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 259 EXPORT DMA1_Channel3_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 260 EXPORT DMA1_Channel4_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 261 EXPORT DMA1_Channel5_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 262 EXPORT DMA1_Channel6_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 263 EXPORT DMA1_Channel7_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 264 EXPORT ADC1_2_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 265 EXPORT CAN_TX_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 266 EXPORT CAN_RX0_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 267 EXPORT CAN_RX1_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 268 EXPORT CAN_SCE_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 269 EXPORT EXTI9_5_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 270 EXPORT TIM1_BRK_TIM15_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 271 EXPORT TIM1_UP_TIM16_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 272 EXPORT TIM1_TRG_COM_TIM17_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 273 EXPORT TIM1_CC_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 274 EXPORT TIM2_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 275 EXPORT TIM3_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 276 EXPORT I2C1_EV_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 277 EXPORT I2C1_ER_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 278 EXPORT SPI1_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 279 EXPORT USART1_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 280 EXPORT USART2_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 281 EXPORT USART3_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 282 EXPORT EXTI15_10_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 283 EXPORT RTC_Alarm_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 284 EXPORT TIM6_DAC1_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 285 EXPORT TIM7_DAC2_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 286 EXPORT COMP2_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 287 EXPORT COMP4_6_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 288 EXPORT HRTIM1_Master_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 289 EXPORT HRTIM1_TIMA_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 290 EXPORT HRTIM1_TIMB_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 291 EXPORT HRTIM1_TIMC_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 292 EXPORT HRTIM1_TIMD_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 293 EXPORT HRTIM1_TIME_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 294 EXPORT HRTIM1_FLT_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 295 EXPORT FPU_IRQHandler [WEAK]
<> 144:ef7eb2e8f9f7 296
<> 144:ef7eb2e8f9f7 297 WWDG_IRQHandler
<> 144:ef7eb2e8f9f7 298 PVD_IRQHandler
<> 144:ef7eb2e8f9f7 299 TAMP_STAMP_IRQHandler
<> 144:ef7eb2e8f9f7 300 RTC_WKUP_IRQHandler
<> 144:ef7eb2e8f9f7 301 FLASH_IRQHandler
<> 144:ef7eb2e8f9f7 302 RCC_IRQHandler
<> 144:ef7eb2e8f9f7 303 EXTI0_IRQHandler
<> 144:ef7eb2e8f9f7 304 EXTI1_IRQHandler
<> 144:ef7eb2e8f9f7 305 EXTI2_TSC_IRQHandler
<> 144:ef7eb2e8f9f7 306 EXTI3_IRQHandler
<> 144:ef7eb2e8f9f7 307 EXTI4_IRQHandler
<> 144:ef7eb2e8f9f7 308 DMA1_Channel1_IRQHandler
<> 144:ef7eb2e8f9f7 309 DMA1_Channel2_IRQHandler
<> 144:ef7eb2e8f9f7 310 DMA1_Channel3_IRQHandler
<> 144:ef7eb2e8f9f7 311 DMA1_Channel4_IRQHandler
<> 144:ef7eb2e8f9f7 312 DMA1_Channel5_IRQHandler
<> 144:ef7eb2e8f9f7 313 DMA1_Channel6_IRQHandler
<> 144:ef7eb2e8f9f7 314 DMA1_Channel7_IRQHandler
<> 144:ef7eb2e8f9f7 315 ADC1_2_IRQHandler
<> 144:ef7eb2e8f9f7 316 CAN_TX_IRQHandler
<> 144:ef7eb2e8f9f7 317 CAN_RX0_IRQHandler
<> 144:ef7eb2e8f9f7 318 CAN_RX1_IRQHandler
<> 144:ef7eb2e8f9f7 319 CAN_SCE_IRQHandler
<> 144:ef7eb2e8f9f7 320 EXTI9_5_IRQHandler
<> 144:ef7eb2e8f9f7 321 TIM1_BRK_TIM15_IRQHandler
<> 144:ef7eb2e8f9f7 322 TIM1_UP_TIM16_IRQHandler
<> 144:ef7eb2e8f9f7 323 TIM1_TRG_COM_TIM17_IRQHandler
<> 144:ef7eb2e8f9f7 324 TIM1_CC_IRQHandler
<> 144:ef7eb2e8f9f7 325 TIM2_IRQHandler
<> 144:ef7eb2e8f9f7 326 TIM3_IRQHandler
<> 144:ef7eb2e8f9f7 327 I2C1_EV_IRQHandler
<> 144:ef7eb2e8f9f7 328 I2C1_ER_IRQHandler
<> 144:ef7eb2e8f9f7 329 SPI1_IRQHandler
<> 144:ef7eb2e8f9f7 330 USART1_IRQHandler
<> 144:ef7eb2e8f9f7 331 USART2_IRQHandler
<> 144:ef7eb2e8f9f7 332 USART3_IRQHandler
<> 144:ef7eb2e8f9f7 333 EXTI15_10_IRQHandler
<> 144:ef7eb2e8f9f7 334 RTC_Alarm_IRQHandler
<> 144:ef7eb2e8f9f7 335 TIM6_DAC1_IRQHandler
<> 144:ef7eb2e8f9f7 336 TIM7_DAC2_IRQHandler
<> 144:ef7eb2e8f9f7 337 COMP2_IRQHandler
<> 144:ef7eb2e8f9f7 338 COMP4_6_IRQHandler
<> 144:ef7eb2e8f9f7 339 HRTIM1_Master_IRQHandler
<> 144:ef7eb2e8f9f7 340 HRTIM1_TIMA_IRQHandler
<> 144:ef7eb2e8f9f7 341 HRTIM1_TIMB_IRQHandler
<> 144:ef7eb2e8f9f7 342 HRTIM1_TIMC_IRQHandler
<> 144:ef7eb2e8f9f7 343 HRTIM1_TIMD_IRQHandler
<> 144:ef7eb2e8f9f7 344 HRTIM1_TIME_IRQHandler
<> 144:ef7eb2e8f9f7 345 HRTIM1_FLT_IRQHandler
<> 144:ef7eb2e8f9f7 346 FPU_IRQHandler
<> 144:ef7eb2e8f9f7 347
<> 144:ef7eb2e8f9f7 348 B .
<> 144:ef7eb2e8f9f7 349
<> 144:ef7eb2e8f9f7 350 ENDP
<> 144:ef7eb2e8f9f7 351
<> 144:ef7eb2e8f9f7 352 ALIGN
<> 144:ef7eb2e8f9f7 353 END
<> 144:ef7eb2e8f9f7 354
<> 144:ef7eb2e8f9f7 355 ;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****