Maintool / mbed-src-v4

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of mbed-src by mbed official

targets/hal/TARGET_NXP/TARGET_LPC23XX/spi_api.c@636:50649ddf8515, 2015-12-17 (annotated)

Committer:
xcrespo
Date:
Thu Dec 17 09:45:56 2015 +0000
Revision:
636:50649ddf8515
Parent:
552:a1b9575155a3 
Added pin 31 to nRF51-DK

Who changed what in which revision?

UserRevisionLine numberNew contents of line
emilmont 10:3bc89ef62ce7 1 /* mbed Microcontroller Library
emilmont 10:3bc89ef62ce7 2 * Copyright (c) 2006-2013 ARM Limited
emilmont 10:3bc89ef62ce7 3 *
emilmont 10:3bc89ef62ce7 4 * Licensed under the Apache License, Version 2.0 (the "License");
emilmont 10:3bc89ef62ce7 5 * you may not use this file except in compliance with the License.
emilmont 10:3bc89ef62ce7 6 * You may obtain a copy of the License at
emilmont 10:3bc89ef62ce7 7 *
emilmont 10:3bc89ef62ce7 8 * http://www.apache.org/licenses/LICENSE-2.0
emilmont 10:3bc89ef62ce7 9 *
emilmont 10:3bc89ef62ce7 10 * Unless required by applicable law or agreed to in writing, software
emilmont 10:3bc89ef62ce7 11 * distributed under the License is distributed on an "AS IS" BASIS,
emilmont 10:3bc89ef62ce7 12 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
emilmont 10:3bc89ef62ce7 13 * See the License for the specific language governing permissions and
emilmont 10:3bc89ef62ce7 14 * limitations under the License.
emilmont 10:3bc89ef62ce7 15 */
mbed_official 227:7bd0639b8911 16 #include "mbed_assert.h"
emilmont 10:3bc89ef62ce7 17 #include <math.h>
emilmont 10:3bc89ef62ce7 18
emilmont 10:3bc89ef62ce7 19 #include "spi_api.h"
emilmont 10:3bc89ef62ce7 20 #include "cmsis.h"
emilmont 10:3bc89ef62ce7 21 #include "pinmap.h"
mbed_official 285:31249416b6f9 22 #include "mbed_error.h"
emilmont 10:3bc89ef62ce7 23
emilmont 10:3bc89ef62ce7 24 static const PinMap PinMap_SPI_SCLK[] = {
emilmont 10:3bc89ef62ce7 25 {P0_7 , SPI_1, 2},
emilmont 10:3bc89ef62ce7 26 {P0_15, SPI_0, 2},
emilmont 10:3bc89ef62ce7 27 {P1_20, SPI_0, 3},
emilmont 10:3bc89ef62ce7 28 {P1_31, SPI_1, 2},
emilmont 10:3bc89ef62ce7 29 {NC , NC , 0}
emilmont 10:3bc89ef62ce7 30 };
emilmont 10:3bc89ef62ce7 31
emilmont 10:3bc89ef62ce7 32 static const PinMap PinMap_SPI_MOSI[] = {
emilmont 10:3bc89ef62ce7 33 {P0_9 , SPI_1, 2},
emilmont 10:3bc89ef62ce7 34 {P0_13, SPI_1, 2},
emilmont 10:3bc89ef62ce7 35 {P0_18, SPI_0, 2},
emilmont 10:3bc89ef62ce7 36 {P1_24, SPI_0, 3},
emilmont 10:3bc89ef62ce7 37 {NC , NC , 0}
emilmont 10:3bc89ef62ce7 38 };
emilmont 10:3bc89ef62ce7 39
emilmont 10:3bc89ef62ce7 40 static const PinMap PinMap_SPI_MISO[] = {
emilmont 10:3bc89ef62ce7 41 {P0_8 , SPI_1, 2},
emilmont 10:3bc89ef62ce7 42 {P0_12, SPI_1, 2},
emilmont 10:3bc89ef62ce7 43 {P0_17, SPI_0, 2},
emilmont 10:3bc89ef62ce7 44 {P1_23, SPI_0, 3},
emilmont 10:3bc89ef62ce7 45 {NC , NC , 0}
emilmont 10:3bc89ef62ce7 46 };
emilmont 10:3bc89ef62ce7 47
emilmont 10:3bc89ef62ce7 48 static const PinMap PinMap_SPI_SSEL[] = {
emilmont 10:3bc89ef62ce7 49 {P0_6 , SPI_1, 2},
emilmont 10:3bc89ef62ce7 50 {P0_11, SPI_1, 2},
emilmont 10:3bc89ef62ce7 51 {P0_16, SPI_0, 2},
emilmont 10:3bc89ef62ce7 52 {P1_21, SPI_0, 3},
emilmont 10:3bc89ef62ce7 53 {NC , NC , 0}
emilmont 10:3bc89ef62ce7 54 };
emilmont 10:3bc89ef62ce7 55
emilmont 10:3bc89ef62ce7 56 static inline int ssp_disable(spi_t *obj);
emilmont 10:3bc89ef62ce7 57 static inline int ssp_enable(spi_t *obj);
emilmont 10:3bc89ef62ce7 58
emilmont 10:3bc89ef62ce7 59 void spi_init(spi_t *obj, PinName mosi, PinName miso, PinName sclk, PinName ssel) {
emilmont 10:3bc89ef62ce7 60 // determine the SPI to use
emilmont 10:3bc89ef62ce7 61 SPIName spi_mosi = (SPIName)pinmap_peripheral(mosi, PinMap_SPI_MOSI);
emilmont 10:3bc89ef62ce7 62 SPIName spi_miso = (SPIName)pinmap_peripheral(miso, PinMap_SPI_MISO);
emilmont 10:3bc89ef62ce7 63 SPIName spi_sclk = (SPIName)pinmap_peripheral(sclk, PinMap_SPI_SCLK);
emilmont 10:3bc89ef62ce7 64 SPIName spi_ssel = (SPIName)pinmap_peripheral(ssel, PinMap_SPI_SSEL);
emilmont 10:3bc89ef62ce7 65 SPIName spi_data = (SPIName)pinmap_merge(spi_mosi, spi_miso);
emilmont 10:3bc89ef62ce7 66 SPIName spi_cntl = (SPIName)pinmap_merge(spi_sclk, spi_ssel);
emilmont 10:3bc89ef62ce7 67 obj->spi = (LPC_SSP_TypeDef*)pinmap_merge(spi_data, spi_cntl);
mbed_official 227:7bd0639b8911 68 MBED_ASSERT((int)obj->spi != NC);
emilmont 10:3bc89ef62ce7 69
emilmont 10:3bc89ef62ce7 70 // enable power and clocking
emilmont 10:3bc89ef62ce7 71 switch ((int)obj->spi) {
emilmont 10:3bc89ef62ce7 72 case SPI_0: LPC_SC->PCONP |= 1 << 21; break;
emilmont 10:3bc89ef62ce7 73 case SPI_1: LPC_SC->PCONP |= 1 << 10; break;
emilmont 10:3bc89ef62ce7 74 }
emilmont 10:3bc89ef62ce7 75
emilmont 10:3bc89ef62ce7 76 // pin out the spi pins
emilmont 10:3bc89ef62ce7 77 pinmap_pinout(mosi, PinMap_SPI_MOSI);
emilmont 10:3bc89ef62ce7 78 pinmap_pinout(miso, PinMap_SPI_MISO);
emilmont 10:3bc89ef62ce7 79 pinmap_pinout(sclk, PinMap_SPI_SCLK);
emilmont 10:3bc89ef62ce7 80 if (ssel != NC) {
emilmont 10:3bc89ef62ce7 81 pinmap_pinout(ssel, PinMap_SPI_SSEL);
emilmont 10:3bc89ef62ce7 82 }
emilmont 10:3bc89ef62ce7 83 }
emilmont 10:3bc89ef62ce7 84
emilmont 10:3bc89ef62ce7 85 void spi_free(spi_t *obj) {}
emilmont 10:3bc89ef62ce7 86
emilmont 10:3bc89ef62ce7 87 void spi_format(spi_t *obj, int bits, int mode, int slave) {
mbed_official 227:7bd0639b8911 88 MBED_ASSERT(((bits >= 4) && (bits <= 16)) && ((mode >= 0) && (mode <= 3)));
emilmont 10:3bc89ef62ce7 89 ssp_disable(obj);
emilmont 10:3bc89ef62ce7 90
emilmont 10:3bc89ef62ce7 91 int polarity = (mode & 0x2) ? 1 : 0;
emilmont 10:3bc89ef62ce7 92 int phase = (mode & 0x1) ? 1 : 0;
emilmont 10:3bc89ef62ce7 93
emilmont 10:3bc89ef62ce7 94 // set it up
emilmont 10:3bc89ef62ce7 95 int DSS = bits - 1; // DSS (data select size)
emilmont 10:3bc89ef62ce7 96 int SPO = (polarity) ? 1 : 0; // SPO - clock out polarity
emilmont 10:3bc89ef62ce7 97 int SPH = (phase) ? 1 : 0; // SPH - clock out phase
emilmont 10:3bc89ef62ce7 98
emilmont 10:3bc89ef62ce7 99 int FRF = 0; // FRF (frame format) = SPI
emilmont 10:3bc89ef62ce7 100 uint32_t tmp = obj->spi->CR0;
emilmont 10:3bc89ef62ce7 101 tmp &= ~(0xFFFF);
emilmont 10:3bc89ef62ce7 102 tmp |= DSS << 0
emilmont 10:3bc89ef62ce7 103 | FRF << 4
emilmont 10:3bc89ef62ce7 104 | SPO << 6
emilmont 10:3bc89ef62ce7 105 | SPH << 7;
emilmont 10:3bc89ef62ce7 106 obj->spi->CR0 = tmp;
emilmont 10:3bc89ef62ce7 107
emilmont 10:3bc89ef62ce7 108 tmp = obj->spi->CR1;
emilmont 10:3bc89ef62ce7 109 tmp &= ~(0xD);
emilmont 10:3bc89ef62ce7 110 tmp |= 0 << 0 // LBM - loop back mode - off
emilmont 10:3bc89ef62ce7 111 | ((slave) ? 1 : 0) << 2 // MS - master slave mode, 1 = slave
emilmont 10:3bc89ef62ce7 112 | 0 << 3; // SOD - slave output disable - na
emilmont 10:3bc89ef62ce7 113 obj->spi->CR1 = tmp;
emilmont 10:3bc89ef62ce7 114
emilmont 10:3bc89ef62ce7 115 ssp_enable(obj);
emilmont 10:3bc89ef62ce7 116 }
emilmont 10:3bc89ef62ce7 117
emilmont 10:3bc89ef62ce7 118 void spi_frequency(spi_t *obj, int hz) {
emilmont 10:3bc89ef62ce7 119 ssp_disable(obj);
emilmont 10:3bc89ef62ce7 120
emilmont 10:3bc89ef62ce7 121 // setup the spi clock diveder to /1
emilmont 10:3bc89ef62ce7 122 switch ((int)obj->spi) {
emilmont 10:3bc89ef62ce7 123 case SPI_0:
emilmont 10:3bc89ef62ce7 124 LPC_SC->PCLKSEL1 &= ~(3 << 10);
emilmont 10:3bc89ef62ce7 125 LPC_SC->PCLKSEL1 |= (1 << 10);
emilmont 10:3bc89ef62ce7 126 break;
emilmont 10:3bc89ef62ce7 127 case SPI_1:
emilmont 10:3bc89ef62ce7 128 LPC_SC->PCLKSEL0 &= ~(3 << 20);
emilmont 10:3bc89ef62ce7 129 LPC_SC->PCLKSEL0 |= (1 << 20);
emilmont 10:3bc89ef62ce7 130 break;
emilmont 10:3bc89ef62ce7 131 }
emilmont 10:3bc89ef62ce7 132
emilmont 10:3bc89ef62ce7 133 uint32_t PCLK = SystemCoreClock;
emilmont 10:3bc89ef62ce7 134
emilmont 10:3bc89ef62ce7 135 int prescaler;
emilmont 10:3bc89ef62ce7 136
emilmont 10:3bc89ef62ce7 137 for (prescaler = 2; prescaler <= 254; prescaler += 2) {
emilmont 10:3bc89ef62ce7 138 int prescale_hz = PCLK / prescaler;
emilmont 10:3bc89ef62ce7 139
emilmont 10:3bc89ef62ce7 140 // calculate the divider
emilmont 10:3bc89ef62ce7 141 int divider = floor(((float)prescale_hz / (float)hz) + 0.5f);
emilmont 10:3bc89ef62ce7 142
emilmont 10:3bc89ef62ce7 143 // check we can support the divider
emilmont 10:3bc89ef62ce7 144 if (divider < 256) {
emilmont 10:3bc89ef62ce7 145 // prescaler
emilmont 10:3bc89ef62ce7 146 obj->spi->CPSR = prescaler;
emilmont 10:3bc89ef62ce7 147
emilmont 10:3bc89ef62ce7 148 // divider
emilmont 10:3bc89ef62ce7 149 obj->spi->CR0 &= ~(0xFFFF << 8);
emilmont 10:3bc89ef62ce7 150 obj->spi->CR0 |= (divider - 1) << 8;
emilmont 10:3bc89ef62ce7 151 ssp_enable(obj);
emilmont 10:3bc89ef62ce7 152 return;
emilmont 10:3bc89ef62ce7 153 }
emilmont 10:3bc89ef62ce7 154 }
emilmont 10:3bc89ef62ce7 155 error("Couldn't setup requested SPI frequency");
emilmont 10:3bc89ef62ce7 156 }
emilmont 10:3bc89ef62ce7 157
emilmont 10:3bc89ef62ce7 158 static inline int ssp_disable(spi_t *obj) {
emilmont 10:3bc89ef62ce7 159 return obj->spi->CR1 &= ~(1 << 1);
emilmont 10:3bc89ef62ce7 160 }
emilmont 10:3bc89ef62ce7 161
emilmont 10:3bc89ef62ce7 162 static inline int ssp_enable(spi_t *obj) {
emilmont 10:3bc89ef62ce7 163 return obj->spi->CR1 |= (1 << 1);
emilmont 10:3bc89ef62ce7 164 }
emilmont 10:3bc89ef62ce7 165
emilmont 10:3bc89ef62ce7 166 static inline int ssp_readable(spi_t *obj) {
emilmont 10:3bc89ef62ce7 167 return obj->spi->SR & (1 << 2);
emilmont 10:3bc89ef62ce7 168 }
emilmont 10:3bc89ef62ce7 169
emilmont 10:3bc89ef62ce7 170 static inline int ssp_writeable(spi_t *obj) {
emilmont 10:3bc89ef62ce7 171 return obj->spi->SR & (1 << 1);
emilmont 10:3bc89ef62ce7 172 }
emilmont 10:3bc89ef62ce7 173
emilmont 10:3bc89ef62ce7 174 static inline void ssp_write(spi_t *obj, int value) {
emilmont 10:3bc89ef62ce7 175 while (!ssp_writeable(obj));
emilmont 10:3bc89ef62ce7 176 obj->spi->DR = value;
emilmont 10:3bc89ef62ce7 177 }
emilmont 10:3bc89ef62ce7 178
emilmont 10:3bc89ef62ce7 179 static inline int ssp_read(spi_t *obj) {
emilmont 10:3bc89ef62ce7 180 while (!ssp_readable(obj));
emilmont 10:3bc89ef62ce7 181 return obj->spi->DR;
emilmont 10:3bc89ef62ce7 182 }
emilmont 10:3bc89ef62ce7 183
emilmont 10:3bc89ef62ce7 184 static inline int ssp_busy(spi_t *obj) {
emilmont 10:3bc89ef62ce7 185 return (obj->spi->SR & (1 << 4)) ? (1) : (0);
emilmont 10:3bc89ef62ce7 186 }
emilmont 10:3bc89ef62ce7 187
emilmont 10:3bc89ef62ce7 188 int spi_master_write(spi_t *obj, int value) {
emilmont 10:3bc89ef62ce7 189 ssp_write(obj, value);
emilmont 10:3bc89ef62ce7 190 return ssp_read(obj);
emilmont 10:3bc89ef62ce7 191 }
emilmont 10:3bc89ef62ce7 192
emilmont 10:3bc89ef62ce7 193 int spi_slave_receive(spi_t *obj) {
emilmont 10:3bc89ef62ce7 194 return (ssp_readable(obj) && !ssp_busy(obj)) ? (1) : (0);
mbed_official 81:a9456fdf72fa 195 }
emilmont 10:3bc89ef62ce7 196
emilmont 10:3bc89ef62ce7 197 int spi_slave_read(spi_t *obj) {
emilmont 10:3bc89ef62ce7 198 return obj->spi->DR;
emilmont 10:3bc89ef62ce7 199 }
emilmont 10:3bc89ef62ce7 200
emilmont 10:3bc89ef62ce7 201 void spi_slave_write(spi_t *obj, int value) {
emilmont 10:3bc89ef62ce7 202 while (ssp_writeable(obj) == 0) ;
emilmont 10:3bc89ef62ce7 203 obj->spi->DR = value;
emilmont 10:3bc89ef62ce7 204 }
emilmont 10:3bc89ef62ce7 205
emilmont 10:3bc89ef62ce7 206 int spi_busy(spi_t *obj) {
emilmont 10:3bc89ef62ce7 207 return ssp_busy(obj);
emilmont 10:3bc89ef62ce7 208 }