EL4121 Embedded System / mbed-os

Dependents:   cobaLCDJoyMotor_Thread odometry_omni_3roda_v3 odometry_omni_3roda_v1 odometry_omni_3roda_v2 ... more

Committer:
be_bryan
Date:
Mon Dec 11 17:54:04 2017 +0000
Revision:
0:b74591d5ab33
motor ++

Who changed what in which revision?

UserRevisionLine numberNew contents of line
be_bryan 0:b74591d5ab33 1 /**
be_bryan 0:b74591d5ab33 2 ******************************************************************************
be_bryan 0:b74591d5ab33 3 * @file i2c_ipc7208_map.h
be_bryan 0:b74591d5ab33 4 * @brief I2C IPC 7208 HW register map
be_bryan 0:b74591d5ab33 5 * @internal
be_bryan 0:b74591d5ab33 6 * @author ON Semiconductor
be_bryan 0:b74591d5ab33 7 * $Rev: 3324 $
be_bryan 0:b74591d5ab33 8 * $Date: 2015-03-27 17:00:28 +0530 (Fri, 27 Mar 2015) $
be_bryan 0:b74591d5ab33 9 ******************************************************************************
be_bryan 0:b74591d5ab33 10 * Copyright 2016 Semiconductor Components Industries LLC (d/b/a “ON Semiconductor”).
be_bryan 0:b74591d5ab33 11 * All rights reserved. This software and/or documentation is licensed by ON Semiconductor
be_bryan 0:b74591d5ab33 12 * under limited terms and conditions. The terms and conditions pertaining to the software
be_bryan 0:b74591d5ab33 13 * and/or documentation are available at http://www.onsemi.com/site/pdf/ONSEMI_T&C.pdf
be_bryan 0:b74591d5ab33 14 * (“ON Semiconductor Standard Terms and Conditions of Sale, Section 8 Software”) and
be_bryan 0:b74591d5ab33 15 * if applicable the software license agreement. Do not use this software and/or
be_bryan 0:b74591d5ab33 16 * documentation unless you have carefully read and you agree to the limited terms and
be_bryan 0:b74591d5ab33 17 * conditions. By using this software and/or documentation, you agree to the limited
be_bryan 0:b74591d5ab33 18 * terms and conditions.
be_bryan 0:b74591d5ab33 19 *
be_bryan 0:b74591d5ab33 20 * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
be_bryan 0:b74591d5ab33 21 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
be_bryan 0:b74591d5ab33 22 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
be_bryan 0:b74591d5ab33 23 * ON SEMICONDUCTOR SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL,
be_bryan 0:b74591d5ab33 24 * INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
be_bryan 0:b74591d5ab33 25 * @endinternal
be_bryan 0:b74591d5ab33 26 *
be_bryan 0:b74591d5ab33 27 * @ingroup i2c_ipc7208
be_bryan 0:b74591d5ab33 28 *
be_bryan 0:b74591d5ab33 29 * @details
be_bryan 0:b74591d5ab33 30 * <p>
be_bryan 0:b74591d5ab33 31 * I2C IPC 7208 HW register map description
be_bryan 0:b74591d5ab33 32 * </p>
be_bryan 0:b74591d5ab33 33 *
be_bryan 0:b74591d5ab33 34 * <h1> Reference document(s) </h1>
be_bryan 0:b74591d5ab33 35 * <p>
be_bryan 0:b74591d5ab33 36 * <a href="../pdf/IPC7208_I2C_APB_DS_v1P3.pdf" target="_blank">
be_bryan 0:b74591d5ab33 37 * IPC7208 APB I2C Master Design Specification v1.3 </a>
be_bryan 0:b74591d5ab33 38 * </p>
be_bryan 0:b74591d5ab33 39 */
be_bryan 0:b74591d5ab33 40
be_bryan 0:b74591d5ab33 41 #if defined ( __CC_ARM )
be_bryan 0:b74591d5ab33 42 #pragma anon_unions
be_bryan 0:b74591d5ab33 43 #endif
be_bryan 0:b74591d5ab33 44
be_bryan 0:b74591d5ab33 45 #ifndef I2C_IPC7208_MAP_H_
be_bryan 0:b74591d5ab33 46 #define I2C_IPC7208_MAP_H_
be_bryan 0:b74591d5ab33 47
be_bryan 0:b74591d5ab33 48 #include "architecture.h"
be_bryan 0:b74591d5ab33 49
be_bryan 0:b74591d5ab33 50 /** I2C HW Structure Overlay */
be_bryan 0:b74591d5ab33 51 typedef struct {
be_bryan 0:b74591d5ab33 52 union {
be_bryan 0:b74591d5ab33 53 struct {
be_bryan 0:b74591d5ab33 54 __IO uint32_t CMD_FIFO_EMPTY :1; /**< 1 = Command FIFO is empty , 0 = Command FIFO is empty */
be_bryan 0:b74591d5ab33 55 __IO uint32_t RD_FIFO_NOT_EMPTY :1; /**< 0 = Read data is not ready , 1 = Read data is ready */
be_bryan 0:b74591d5ab33 56 __IO uint32_t I2C_BUS_ERR :1; /**< 0 = No buss error occurred , 1 = buss error */
be_bryan 0:b74591d5ab33 57 __IO uint32_t RD_FIFO_UFL :1; /**< 0 = Read data FIFO is not underflowed , 1 = Read data FIFO is underflowed */
be_bryan 0:b74591d5ab33 58 __IO uint32_t CMD_FIFO_OFL :1;/**< 0 = Command FIFO is not overflowed 1 = Command FIFO is overflowed */
be_bryan 0:b74591d5ab33 59 __IO uint32_t CMD_FIFO_FULL :1; /**< 0 = Command FIFO not full , 1 = Command FIFO full */
be_bryan 0:b74591d5ab33 60 __IO uint32_t PAD :2; /**< Reserved . Always reads back 0. */
be_bryan 0:b74591d5ab33 61 } BITS;
be_bryan 0:b74591d5ab33 62 __IO uint32_t WORD;
be_bryan 0:b74591d5ab33 63 } STATUS;
be_bryan 0:b74591d5ab33 64 __IO uint32_t RD_FIFO_REG;/**< Data from the I2C Slave to be read by the processor. */
be_bryan 0:b74591d5ab33 65 __IO uint32_t CMD_REG; /**< I2C Command Programming interface */
be_bryan 0:b74591d5ab33 66 union {
be_bryan 0:b74591d5ab33 67 struct {
be_bryan 0:b74591d5ab33 68 __IO uint32_t CMD_FIFO_INT :1; /**< Command FIFO empty interrupt : 0 = disable , 1 = enable */
be_bryan 0:b74591d5ab33 69 __IO uint32_t RD_FIFO_INT :1; /**< Read Data FIFO Not Empty Interrupt : 0 = disable , 1 = enable */
be_bryan 0:b74591d5ab33 70 __IO uint32_t I2C_ERR_INT :1; /**< I2C Error Interrupt : 0 = disable , 1 = enable */
be_bryan 0:b74591d5ab33 71 // __IO uint32_t PAD :4; /**< Reserved. Writes have no effect; Read as 0x00. */
be_bryan 0:b74591d5ab33 72 } BITS;
be_bryan 0:b74591d5ab33 73 __IO uint32_t WORD;
be_bryan 0:b74591d5ab33 74 } IER;
be_bryan 0:b74591d5ab33 75 union {
be_bryan 0:b74591d5ab33 76 struct {
be_bryan 0:b74591d5ab33 77 __IO uint32_t CD_VAL :5; /**< I2C APB Clock Divider Value (low 5 bits). */
be_bryan 0:b74591d5ab33 78 __IO uint32_t I2C_APB_CD_EN :1; /**< 0 = I2C clock divider disable 1 = I2C clock divider enable */
be_bryan 0:b74591d5ab33 79 __IO uint32_t I2C_CLK_SRC :1; /**< I2C clock source : 0 = external clock , 1 = APB clock */
be_bryan 0:b74591d5ab33 80 __IO uint32_t I2C_MODULE_EN :1; /**< 0 = I2C disable , 1 = I2C enable */
be_bryan 0:b74591d5ab33 81 } BITS;
be_bryan 0:b74591d5ab33 82 __IO uint32_t WORD;
be_bryan 0:b74591d5ab33 83 } CR;
be_bryan 0:b74591d5ab33 84 __IO uint32_t PRE_SCALE_REG; /* I2C APB Clock Divider Value (upper 8 bits). */
be_bryan 0:b74591d5ab33 85 } I2cIpc7208Reg_t, *I2cIpc7208Reg_pt;
be_bryan 0:b74591d5ab33 86
be_bryan 0:b74591d5ab33 87 #endif /* I2C_IPC7208_MAP_H_ */