ECE 111 At Oregon State University / SLCD_KL46Z

SLCD lib

LCDconfig.h@0:5085b49e7c77, 2017-10-24 (annotated)

Committer:
dogcatfee
Date:
Tue Oct 24 17:22:46 2017 -0700
Revision:
0:5085b49e7c77
Add files

Who changed what in which revision?

UserRevisionLine numberNew contents of line
dogcatfee 0:5085b49e7c77 1 #include "FRDM-s401.h" // 4x7 segdisplay
dogcatfee 0:5085b49e7c77 2
dogcatfee 0:5085b49e7c77 3
dogcatfee 0:5085b49e7c77 4 #if 1 // VREF to VLL1
dogcatfee 0:5085b49e7c77 5 /* Following configuration is used for LCD default initialization */
dogcatfee 0:5085b49e7c77 6 #define _LCDRVEN (1) //
dogcatfee 0:5085b49e7c77 7 #define _LCDRVTRIM (8) // CPSEL = 1 0 -- 8000 pf 1 -- 6000 pf 2 -- 4000 pf 3 -- 2000 pf
dogcatfee 0:5085b49e7c77 8 #define _LCDCPSEL (1) // charge pump select 0 or 1
dogcatfee 0:5085b49e7c77 9 #define _LCDLOADADJUST (3) // CPSEL = 1 0 -- 8000 pf 1 -- 6000 pf 2 -- 4000 pf 3 -- 2000 pf
dogcatfee 0:5085b49e7c77 10 #define _LCDALTDIV (0) // CPSEL = 1 0 -- 8000 pf 1 -- 6000 pf 2 -- 4000 pf 3 -- 2000 pf
dogcatfee 0:5085b49e7c77 11 #define _LCDALRCLKSOURCE (0) // 0 -- External clock 1 -- Alternate clock
dogcatfee 0:5085b49e7c77 12
dogcatfee 0:5085b49e7c77 13 #define _LCDCLKPSL (0) // Clock divider to generate the LCD Waveforms
dogcatfee 0:5085b49e7c77 14 #define _LCDSUPPLY (1)
dogcatfee 0:5085b49e7c77 15 #define _LCDHREF (0) // 0 or 1
dogcatfee 0:5085b49e7c77 16 #define _LCDCLKSOURCE (1) // 0 -- External clock 1 -- Alternate clock
dogcatfee 0:5085b49e7c77 17 #define _LCDLCK (1) //Any number between 0 and 7
dogcatfee 0:5085b49e7c77 18 #define _LCDBLINKRATE (3) //Any number between 0 and 7
dogcatfee 0:5085b49e7c77 19
dogcatfee 0:5085b49e7c77 20
dogcatfee 0:5085b49e7c77 21 #else //VLL3 to VDD internally
dogcatfee 0:5085b49e7c77 22 /* Following configuration is used for LCD default initialization */
dogcatfee 0:5085b49e7c77 23 #define _LCDCLKSOURCE (1) // 0 -- External clock 1 -- Alternate clock
dogcatfee 0:5085b49e7c77 24 #define _LCDALRCLKSOURCE (0) // 0 -- External clock 1 -- Alternate clock
dogcatfee 0:5085b49e7c77 25 #define _LCDCLKPSL (0) // Clock divider to generate the LCD Waveforms
dogcatfee 0:5085b49e7c77 26 #define _LCDSUPPLY (0)
dogcatfee 0:5085b49e7c77 27 #define _LCDLOADADJUST (3) // CPSEL = 1 0 -- 8000 pf 1 -- 6000 pf 2 -- 4000 pf 3 -- 2000 pf
dogcatfee 0:5085b49e7c77 28 #define _LCDALTDIV (0) // CPSEL = 1 0 -- 8000 pf 1 -- 6000 pf 2 -- 4000 pf 3 -- 2000 pf
dogcatfee 0:5085b49e7c77 29 #define _LCDRVTRIM (0) // CPSEL = 1 0 -- 8000 pf 1 -- 6000 pf 2 -- 4000 pf 3 -- 2000 pf
dogcatfee 0:5085b49e7c77 30 #define _LCDHREF (0) // 0 or 1
dogcatfee 0:5085b49e7c77 31 #define _LCDCPSEL (1) // 0 or 1
dogcatfee 0:5085b49e7c77 32 #define _LCDRVEN (0) //
dogcatfee 0:5085b49e7c77 33 #define _LCDBLINKRATE (3) // Any number between 0 and 7
dogcatfee 0:5085b49e7c77 34 #define _LCDLCK (0) // Any number between 0 and 7
dogcatfee 0:5085b49e7c77 35
dogcatfee 0:5085b49e7c77 36 #endif
dogcatfee 0:5085b49e7c77 37
dogcatfee 0:5085b49e7c77 38
dogcatfee 0:5085b49e7c77 39
dogcatfee 0:5085b49e7c77 40
dogcatfee 0:5085b49e7c77 41 /*~|~|~|~|~|~|~|~|~|~|~|~|~|~ LCD Control Register 0 ~|~|~|~|~|~|~|~|~|~|~|~|~*/
dogcatfee 0:5085b49e7c77 42 /*~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|*/
dogcatfee 0:5085b49e7c77 43 #define _LCDINTENABLE (1)
dogcatfee 0:5085b49e7c77 44
dogcatfee 0:5085b49e7c77 45 /*~|~|~|~|~|~|~|~|~|~|~|~|~|~ LCD Control Register 1 ~|~|~|~|~|~|~|~|~|~|~|~|~|*/
dogcatfee 0:5085b49e7c77 46 /*~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|*/
dogcatfee 0:5085b49e7c77 47 #define _LCDFRAMEINTERRUPT (0) //0 Disable Frame Frequency Interrupt
dogcatfee 0:5085b49e7c77 48 //1 Enable an LCD interrupt that coincides with the LCD frame frequency
dogcatfee 0:5085b49e7c77 49 #define _LCDFULLCPLDIRIVE (0) // 0 GPIO shared with the LCD. Inputs levels and internal pullup reference to VDD
dogcatfee 0:5085b49e7c77 50 // 1 If VSUPPLY=11and RVEN=0. Inputs levels and internal pullup reference to VLL3
dogcatfee 0:5085b49e7c77 51 #define _LCDWAITMODE (0) // 0 Allows the LCD driver and charge pump to continue running during wait mode
dogcatfee 0:5085b49e7c77 52 // 1 Disable the LCD when the MCU goes into wait mode
dogcatfee 0:5085b49e7c77 53 #define _LCDSTOPMODE (0) // 0 Allows the LCD driver and charge pump to continue running during stop2 or stop3
dogcatfee 0:5085b49e7c77 54 // 1 Disable the LCD when and charge pump when the MCU goes into stop2 or stop3
dogcatfee 0:5085b49e7c77 55
dogcatfee 0:5085b49e7c77 56 /*~|~|~|~|~|~|~|~|~|~|~|~|~|~ LCD Voltage Supply Register ~|~|~|~|~|~|~|~|~|~|~|~*/
dogcatfee 0:5085b49e7c77 57 /*~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|*/
dogcatfee 0:5085b49e7c77 58 #define _LCDHIGHREF (0) //0 Divide input VIREG=1.0v
dogcatfee 0:5085b49e7c77 59 //1 Do not divide the input VIREG=1.67v
dogcatfee 0:5085b49e7c77 60 #define _LCDBBYPASS (0) //Determines whether the internal LCD op amp buffer is bypassed
dogcatfee 0:5085b49e7c77 61 //0 Buffered mode
dogcatfee 0:5085b49e7c77 62 //1 Unbuffered mode
dogcatfee 0:5085b49e7c77 63
dogcatfee 0:5085b49e7c77 64 /*~|~|~|~|~|~|~|~|~|~|~|~|~|~ LCD Regulated Voltage Control |~|~|~|~|~|~|~|~|~|~*/
dogcatfee 0:5085b49e7c77 65 /*~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|*/
dogcatfee 0:5085b49e7c77 66 #define _LCDCONTRAST (1) //Contrast by software 0 -- Disable 1-- Enable
dogcatfee 0:5085b49e7c77 67 #define _LVLCONTRAST (0) //Any number between 0 and 15, if the number is bigger the glass gets darker
dogcatfee 0:5085b49e7c77 68
dogcatfee 0:5085b49e7c77 69 /*~|~|~|~|~|~|~|~|~|~|~|~|~|~ LCD Blink Control Register ~|~|~|~|~|~|~|~|~|~|~|~*/
dogcatfee 0:5085b49e7c77 70 /*~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|~|*/
dogcatfee 0:5085b49e7c77 71 #define _LCDBLINKCONTROL (1) //0 Disable blink mode
dogcatfee 0:5085b49e7c77 72 //1 Enable blink mode
dogcatfee 0:5085b49e7c77 73 #define _LCDALTMODE (0) //0 Normal display
dogcatfee 0:5085b49e7c77 74 //1 Alternate display for 4 backplanes or less the LCD backplane sequencer changes to otuput an alternate display
dogcatfee 0:5085b49e7c77 75 #define _LCDBLANKDISP (0) //0 Do not blank display
dogcatfee 0:5085b49e7c77 76 //1 Blank display if you put it in 0 the text before blank is manteined
dogcatfee 0:5085b49e7c77 77 #define _LCDBLINKMODE (0) //0 Display blank during the blink period
dogcatfee 0:5085b49e7c77 78 //1 Display alternate displat during blink period (Ignored if duty is 5 or greater)
dogcatfee 0:5085b49e7c77 79
dogcatfee 0:5085b49e7c77 80
dogcatfee 0:5085b49e7c77 81 //Calculated values
dogcatfee 0:5085b49e7c77 82 #define _LCDUSEDPINS (_LCDFRONTPLANES + _LCDBACKPLANES)
dogcatfee 0:5085b49e7c77 83 #define _LCDDUTY (_LCDBACKPLANES-1) //Any number between 0 and 7
dogcatfee 0:5085b49e7c77 84 #define LCD_WF_BASE LCD->WF8B[0]
dogcatfee 0:5085b49e7c77 85
dogcatfee 0:5085b49e7c77 86 // General definitions used by the LCD library
dogcatfee 0:5085b49e7c77 87 #define LCD_WF(x) *((uint8 *)&LCD_WF_BASE + x)
dogcatfee 0:5085b49e7c77 88
dogcatfee 0:5085b49e7c77 89 /*LCD Fault Detections Consts*/
dogcatfee 0:5085b49e7c77 90 #define FP_TYPE 0x00 // pin is a Front Plane
dogcatfee 0:5085b49e7c77 91 #define BP_TYPE 0x80 // pin is Back Plane
dogcatfee 0:5085b49e7c77 92
dogcatfee 0:5085b49e7c77 93 // Fault Detect Preescaler Options
dogcatfee 0:5085b49e7c77 94 #define FDPRS_1 0
dogcatfee 0:5085b49e7c77 95 #define FDPRS_2 1
dogcatfee 0:5085b49e7c77 96 #define FDPRS_4 2
dogcatfee 0:5085b49e7c77 97 #define FDPRS_8 3
dogcatfee 0:5085b49e7c77 98 #define FDPRS_16 4
dogcatfee 0:5085b49e7c77 99 #define FDPRS_32 5
dogcatfee 0:5085b49e7c77 100 #define FDPRS_64 6
dogcatfee 0:5085b49e7c77 101 #define FDPRS_128 7
dogcatfee 0:5085b49e7c77 102
dogcatfee 0:5085b49e7c77 103 // Fault Detect Sample Window Width Values
dogcatfee 0:5085b49e7c77 104 #define FDSWW_4 0
dogcatfee 0:5085b49e7c77 105 #define FDSWW_8 1
dogcatfee 0:5085b49e7c77 106 #define FDSWW_16 2
dogcatfee 0:5085b49e7c77 107 #define FDSWW_32 3
dogcatfee 0:5085b49e7c77 108 #define FDSWW_64 4
dogcatfee 0:5085b49e7c77 109 #define FDSWW_128 5
dogcatfee 0:5085b49e7c77 110 #define FDSWW_256 6
dogcatfee 0:5085b49e7c77 111 #define FDSWW_512 7
dogcatfee 0:5085b49e7c77 112
dogcatfee 0:5085b49e7c77 113 /*
dogcatfee 0:5085b49e7c77 114 Mask Bit definitions used f
dogcatfee 0:5085b49e7c77 115 */
dogcatfee 0:5085b49e7c77 116 #define mBIT0 1
dogcatfee 0:5085b49e7c77 117 #define mBIT1 2
dogcatfee 0:5085b49e7c77 118 #define mBIT2 4
dogcatfee 0:5085b49e7c77 119 #define mBIT3 8
dogcatfee 0:5085b49e7c77 120 #define mBIT4 16
dogcatfee 0:5085b49e7c77 121 #define mBIT5 32
dogcatfee 0:5085b49e7c77 122 #define mBIT6 64
dogcatfee 0:5085b49e7c77 123 #define mBIT7 128
dogcatfee 0:5085b49e7c77 124 #define mBIT8 256
dogcatfee 0:5085b49e7c77 125 #define mBIT9 512
dogcatfee 0:5085b49e7c77 126 #define mBIT10 1024
dogcatfee 0:5085b49e7c77 127 #define mBIT11 2048
dogcatfee 0:5085b49e7c77 128 #define mBIT12 4096
dogcatfee 0:5085b49e7c77 129 #define mBIT13 8192
dogcatfee 0:5085b49e7c77 130 #define mBIT14 16384
dogcatfee 0:5085b49e7c77 131 #define mBIT15 32768
dogcatfee 0:5085b49e7c77 132 #define mBIT16 65536
dogcatfee 0:5085b49e7c77 133 #define mBIT17 131072
dogcatfee 0:5085b49e7c77 134 #define mBIT18 262144
dogcatfee 0:5085b49e7c77 135 #define mBIT19 524288
dogcatfee 0:5085b49e7c77 136 #define mBIT20 1048576
dogcatfee 0:5085b49e7c77 137 #define mBIT21 2097152
dogcatfee 0:5085b49e7c77 138 #define mBIT22 4194304
dogcatfee 0:5085b49e7c77 139 #define mBIT23 8388608
dogcatfee 0:5085b49e7c77 140 #define mBIT24 16777216
dogcatfee 0:5085b49e7c77 141 #define mBIT25 33554432
dogcatfee 0:5085b49e7c77 142 #define mBIT26 67108864
dogcatfee 0:5085b49e7c77 143 #define mBIT27 134217728
dogcatfee 0:5085b49e7c77 144 #define mBIT28 268435456
dogcatfee 0:5085b49e7c77 145 #define mBIT29 536870912
dogcatfee 0:5085b49e7c77 146 #define mBIT30 1073741824
dogcatfee 0:5085b49e7c77 147 #define mBIT31 2147483648
dogcatfee 0:5085b49e7c77 148
dogcatfee 0:5085b49e7c77 149 #define mBIT32 1
dogcatfee 0:5085b49e7c77 150 #define mBIT33 2
dogcatfee 0:5085b49e7c77 151 #define mBIT34 4
dogcatfee 0:5085b49e7c77 152 #define mBIT35 8
dogcatfee 0:5085b49e7c77 153 #define mBIT36 16
dogcatfee 0:5085b49e7c77 154 #define mBIT37 32
dogcatfee 0:5085b49e7c77 155 #define mBIT38 64
dogcatfee 0:5085b49e7c77 156 #define mBIT39 128
dogcatfee 0:5085b49e7c77 157 #define mBIT40 256
dogcatfee 0:5085b49e7c77 158 #define mBIT41 512
dogcatfee 0:5085b49e7c77 159 #define mBIT42 1024
dogcatfee 0:5085b49e7c77 160 #define mBIT43 2048
dogcatfee 0:5085b49e7c77 161 #define mBIT44 4096
dogcatfee 0:5085b49e7c77 162 #define mBIT45 8192
dogcatfee 0:5085b49e7c77 163 #define mBIT46 16384
dogcatfee 0:5085b49e7c77 164 #define mBIT47 32768
dogcatfee 0:5085b49e7c77 165 #define mBIT48 65536
dogcatfee 0:5085b49e7c77 166 #define mBIT49 131072
dogcatfee 0:5085b49e7c77 167 #define mBIT50 262144
dogcatfee 0:5085b49e7c77 168 #define mBIT51 524288
dogcatfee 0:5085b49e7c77 169 #define mBIT52 1048576
dogcatfee 0:5085b49e7c77 170 #define mBIT53 2097152
dogcatfee 0:5085b49e7c77 171 #define mBIT54 4194304
dogcatfee 0:5085b49e7c77 172 #define mBIT55 8388608
dogcatfee 0:5085b49e7c77 173 #define mBIT56 16777216
dogcatfee 0:5085b49e7c77 174 #define mBIT57 33554432
dogcatfee 0:5085b49e7c77 175 #define mBIT58 67108864
dogcatfee 0:5085b49e7c77 176 #define mBIT59 134217728
dogcatfee 0:5085b49e7c77 177 #define mBIT60 268435456
dogcatfee 0:5085b49e7c77 178 #define mBIT61 536870912
dogcatfee 0:5085b49e7c77 179 #define mBIT62 1073741824
dogcatfee 0:5085b49e7c77 180 #define mBIT63 2147483648
dogcatfee 0:5085b49e7c77 181
dogcatfee 0:5085b49e7c77 182
dogcatfee 0:5085b49e7c77 183