BA / SerialCom

Important changes to repositories hosted on mbed.com

Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.

To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.

It is also possible to export all your personal repositories from the account settings page.

Fork of OmniWheels by Gustav Atmel

mbed-os/targets/TARGET_Freescale/TARGET_K20XX/TARGET_TEENSY3_1/device/MK20DX256.h@2:798925c9e4a8, 2018-05-01 (annotated)

Committer:
gustavatmel
Date:
Tue May 01 15:55:34 2018 +0000
Revision:
2:798925c9e4a8
Parent:
1:9c5af431a1f1 
bluetooth

Who changed what in which revision?

UserRevisionLine numberNew contents of line
gustavatmel 1:9c5af431a1f1 1 /*
gustavatmel 1:9c5af431a1f1 2 ** ###################################################################
gustavatmel 1:9c5af431a1f1 3 ** Processors: MK20DX64VLH7
gustavatmel 1:9c5af431a1f1 4 ** MK20DX128VLH7
gustavatmel 1:9c5af431a1f1 5 ** MK20DX256VLH7
gustavatmel 1:9c5af431a1f1 6 ** MK20DX64VLK7
gustavatmel 1:9c5af431a1f1 7 ** MK20DX128VLK7
gustavatmel 1:9c5af431a1f1 8 ** MK20DX256VLK7
gustavatmel 1:9c5af431a1f1 9 ** MK20DX128VLL7
gustavatmel 1:9c5af431a1f1 10 ** MK20DX256VLL7
gustavatmel 1:9c5af431a1f1 11 ** MK20DX64VMB7
gustavatmel 1:9c5af431a1f1 12 ** MK20DX128VMB7
gustavatmel 1:9c5af431a1f1 13 ** MK20DX256VMB7
gustavatmel 1:9c5af431a1f1 14 ** MK20DX128VML7
gustavatmel 1:9c5af431a1f1 15 ** MK20DX256VML7
gustavatmel 1:9c5af431a1f1 16 **
gustavatmel 1:9c5af431a1f1 17 ** Compilers: ARM Compiler
gustavatmel 1:9c5af431a1f1 18 ** Freescale C/C++ for Embedded ARM
gustavatmel 1:9c5af431a1f1 19 ** GNU C Compiler
gustavatmel 1:9c5af431a1f1 20 ** IAR ANSI C/C++ Compiler for ARM
gustavatmel 1:9c5af431a1f1 21 **
gustavatmel 1:9c5af431a1f1 22 ** Reference manual: Kxx (P1 silicon) Sub-Family Reference Manual Rev. 0, draft A Oct 2011
gustavatmel 1:9c5af431a1f1 23 ** Version: rev. 1.0, 2012-01-15
gustavatmel 1:9c5af431a1f1 24 **
gustavatmel 1:9c5af431a1f1 25 ** Abstract:
gustavatmel 1:9c5af431a1f1 26 ** Provides a system configuration function and a global variable that
gustavatmel 1:9c5af431a1f1 27 ** contains the system frequency. It configures the device and initializes
gustavatmel 1:9c5af431a1f1 28 ** the oscillator (PLL) that is part of the microcontroller device.
gustavatmel 1:9c5af431a1f1 29 **
gustavatmel 1:9c5af431a1f1 30 ** Copyright: 2015 Freescale Semiconductor, Inc. All Rights Reserved.
gustavatmel 1:9c5af431a1f1 31 **
gustavatmel 1:9c5af431a1f1 32 ** http: www.freescale.com
gustavatmel 1:9c5af431a1f1 33 ** mail: support@freescale.com
gustavatmel 1:9c5af431a1f1 34 **
gustavatmel 1:9c5af431a1f1 35 ** Revisions:
gustavatmel 1:9c5af431a1f1 36 ** - rev. 1.0 (2012-01-15)
gustavatmel 1:9c5af431a1f1 37 ** Initial public version.
gustavatmel 1:9c5af431a1f1 38 **
gustavatmel 1:9c5af431a1f1 39 ** ###################################################################
gustavatmel 1:9c5af431a1f1 40 */
gustavatmel 1:9c5af431a1f1 41
gustavatmel 1:9c5af431a1f1 42 /**
gustavatmel 1:9c5af431a1f1 43 * @file MK20DX256.h
gustavatmel 1:9c5af431a1f1 44 * @version 2.0
gustavatmel 1:9c5af431a1f1 45 * @date 2012-03-19
gustavatmel 1:9c5af431a1f1 46 * @brief CMSIS Peripheral Access Layer for MK20DX256
gustavatmel 1:9c5af431a1f1 47 *
gustavatmel 1:9c5af431a1f1 48 * CMSIS Peripheral Access Layer for MK20DX256
gustavatmel 1:9c5af431a1f1 49 */
gustavatmel 1:9c5af431a1f1 50
gustavatmel 1:9c5af431a1f1 51 #if !defined(MK20DX256_H_)
gustavatmel 1:9c5af431a1f1 52 #define MK20DX256_H_ /**< Symbol preventing repeated inclusion */
gustavatmel 1:9c5af431a1f1 53 #define MCU_MK20DX256
gustavatmel 1:9c5af431a1f1 54 /** Memory map major version (memory maps with equal major version number are
gustavatmel 1:9c5af431a1f1 55 * compatible) */
gustavatmel 1:9c5af431a1f1 56 #define MCU_MEM_MAP_VERSION 0x0200u
gustavatmel 1:9c5af431a1f1 57 /** Memory map minor version */
gustavatmel 1:9c5af431a1f1 58 #define MCU_MEM_MAP_VERSION_MINOR 0x0000u
gustavatmel 1:9c5af431a1f1 59
gustavatmel 1:9c5af431a1f1 60 /**
gustavatmel 1:9c5af431a1f1 61 * @brief Macro to access a single bit of a peripheral register (bit band region
gustavatmel 1:9c5af431a1f1 62 * 0x40000000 to 0x400FFFFF) using the bit-band alias region access.
gustavatmel 1:9c5af431a1f1 63 * @param Reg Register to access.
gustavatmel 1:9c5af431a1f1 64 * @param Bit Bit number to access.
gustavatmel 1:9c5af431a1f1 65 * @return Value of the targeted bit in the bit band region.
gustavatmel 1:9c5af431a1f1 66 */
gustavatmel 1:9c5af431a1f1 67 #define BITBAND_REG(Reg,Bit) (*((uint32_t volatile*)(0x42000000u + (32u*((uint32_t)&(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))))
gustavatmel 1:9c5af431a1f1 68
gustavatmel 1:9c5af431a1f1 69 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 70 -- Interrupt vector numbers
gustavatmel 1:9c5af431a1f1 71 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 72
gustavatmel 1:9c5af431a1f1 73 /**
gustavatmel 1:9c5af431a1f1 74 * @addtogroup Interrupt_vector_numbers Interrupt vector numbers
gustavatmel 1:9c5af431a1f1 75 * @{
gustavatmel 1:9c5af431a1f1 76 */
gustavatmel 1:9c5af431a1f1 77
gustavatmel 1:9c5af431a1f1 78 /** Interrupt Number Definitions */
gustavatmel 1:9c5af431a1f1 79 typedef enum IRQn {
gustavatmel 1:9c5af431a1f1 80 /* Core interrupts */
gustavatmel 1:9c5af431a1f1 81 NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
gustavatmel 1:9c5af431a1f1 82 MemoryManagement_IRQn = -12, /**< Cortex-M4 Memory Management Interrupt */
gustavatmel 1:9c5af431a1f1 83 BusFault_IRQn = -11, /**< Cortex-M4 Bus Fault Interrupt */
gustavatmel 1:9c5af431a1f1 84 UsageFault_IRQn = -10, /**< Cortex-M4 Usage Fault Interrupt */
gustavatmel 1:9c5af431a1f1 85 SVCall_IRQn = -5, /**< Cortex-M4 SV Call Interrupt */
gustavatmel 1:9c5af431a1f1 86 DebugMonitor_IRQn = -4, /**< Cortex-M4 Debug Monitor Interrupt */
gustavatmel 1:9c5af431a1f1 87 PendSV_IRQn = -2, /**< Cortex-M4 Pend SV Interrupt */
gustavatmel 1:9c5af431a1f1 88 SysTick_IRQn = -1, /**< Cortex-M4 System Tick Interrupt */
gustavatmel 1:9c5af431a1f1 89
gustavatmel 1:9c5af431a1f1 90 /* Device specific interrupts */
gustavatmel 1:9c5af431a1f1 91
gustavatmel 1:9c5af431a1f1 92 DMA0_IRQn = 0, /**< DMA channel 0 transfer complete interrupt */
gustavatmel 1:9c5af431a1f1 93 DMA1_IRQn = 1, /**< DMA channel 1 transfer complete interrupt */
gustavatmel 1:9c5af431a1f1 94 DMA2_IRQn = 2, /**< DMA channel 2 transfer complete interrupt */
gustavatmel 1:9c5af431a1f1 95 DMA3_IRQn = 3, /**< DMA channel 3 transfer complete interrupt */
gustavatmel 1:9c5af431a1f1 96 DMA4_IRQn = 4,
gustavatmel 1:9c5af431a1f1 97 DMA5_IRQn = 5,
gustavatmel 1:9c5af431a1f1 98 DMA6_IRQn = 6,
gustavatmel 1:9c5af431a1f1 99 DMA7_IRQn = 7,
gustavatmel 1:9c5af431a1f1 100 DMA8_IRQn = 8,
gustavatmel 1:9c5af431a1f1 101 DMA9_IRQn = 9,
gustavatmel 1:9c5af431a1f1 102 DMA10_IRQn = 10,
gustavatmel 1:9c5af431a1f1 103 DMA11_IRQn = 11,
gustavatmel 1:9c5af431a1f1 104 DMA12_IRQn = 12,
gustavatmel 1:9c5af431a1f1 105 DMA13_IRQn = 13,
gustavatmel 1:9c5af431a1f1 106 DMA14_IRQn = 14,
gustavatmel 1:9c5af431a1f1 107 DMA15_IRQn = 15,
gustavatmel 1:9c5af431a1f1 108 DMA_Error_IRQn = 16, /**< DMA error interrupt */
gustavatmel 1:9c5af431a1f1 109 Reserved33_IRQn = 17,
gustavatmel 1:9c5af431a1f1 110 FTFL_IRQn = 18, /**< FTFL interrupt */
gustavatmel 1:9c5af431a1f1 111 Read_Collision_IRQn = 19, /**< Read collision interrupt */
gustavatmel 1:9c5af431a1f1 112 LVD_LVW_IRQn = 20, /**< Low Voltage Detect, Low Voltage Warning */
gustavatmel 1:9c5af431a1f1 113 LLW_IRQn = 21, /**< Low Leakage Wakeup */
gustavatmel 1:9c5af431a1f1 114 Watchdog_IRQn = 22, /**< WDOG interrupt */
gustavatmel 1:9c5af431a1f1 115 Reserved39_IRQn = 23,
gustavatmel 1:9c5af431a1f1 116 I2C0_IRQn = 24, /**< I2C0 interrupt */
gustavatmel 1:9c5af431a1f1 117 I2C1_IRQn = 25,
gustavatmel 1:9c5af431a1f1 118 SPI0_IRQn = 26, /**< SPI0 interrupt */
gustavatmel 1:9c5af431a1f1 119 SPI1_IRQn = 27,
gustavatmel 1:9c5af431a1f1 120 Reserved44_IRQn = 28,
gustavatmel 1:9c5af431a1f1 121 CAN0_ORed_Message_buffer_IRQn = 29, /**< CAN0 OR'd message buffers interrupt */
gustavatmel 1:9c5af431a1f1 122 CAN0_Bus_Off_IRQn = 30, /**< CAN0 bus off interrupt */
gustavatmel 1:9c5af431a1f1 123 CAN0_Error_IRQn = 31, /**< CAN0 error interrupt */
gustavatmel 1:9c5af431a1f1 124 CAN0_Tx_Warning_IRQn = 32, /**< CAN0 Tx warning interrupt */
gustavatmel 1:9c5af431a1f1 125 CAN0_Rx_Warning_IRQn = 33, /**< CAN0 Rx warning interrupt */
gustavatmel 1:9c5af431a1f1 126 CAN0_Wake_Up_IRQn = 34, /**< CAN0 wake up interrupt */
gustavatmel 1:9c5af431a1f1 127 I2S0_Tx_IRQn = 35, /**< I2S0 transmit interrupt */
gustavatmel 1:9c5af431a1f1 128 I2S0_Rx_IRQn = 36, /**< I2S0 receive interrupt */
gustavatmel 1:9c5af431a1f1 129 Reserved53_IRQn = 37,
gustavatmel 1:9c5af431a1f1 130 Reserved54_IRQn = 38,
gustavatmel 1:9c5af431a1f1 131 Reserved55_IRQn = 39,
gustavatmel 1:9c5af431a1f1 132 Reserved56_IRQn = 40,
gustavatmel 1:9c5af431a1f1 133 Reserved57_IRQn = 41,
gustavatmel 1:9c5af431a1f1 134 Reserved58_IRQn = 42,
gustavatmel 1:9c5af431a1f1 135 Reserved59_IRQn = 43,
gustavatmel 1:9c5af431a1f1 136 UART0_LON_IRQn = 44, /**< UART0 LON interrupt */
gustavatmel 1:9c5af431a1f1 137 UART0_RX_TX_IRQn = 45, /**< UART0 receive/transmit interrupt */
gustavatmel 1:9c5af431a1f1 138 UART0_ERR_IRQn = 46, /**< UART0 error interrupt */
gustavatmel 1:9c5af431a1f1 139 UART1_RX_TX_IRQn = 47, /**< UART1 receive/transmit interrupt */
gustavatmel 1:9c5af431a1f1 140 UART1_ERR_IRQn = 48, /**< UART1 error interrupt */
gustavatmel 1:9c5af431a1f1 141 UART2_RX_TX_IRQn = 49, /**< UART2 receive/transmit interrupt */
gustavatmel 1:9c5af431a1f1 142 UART2_ERR_IRQn = 50, /**< UART2 error interrupt */
gustavatmel 1:9c5af431a1f1 143 Reserved67_IRQn = 51,
gustavatmel 1:9c5af431a1f1 144 Reserved68_IRQn = 52,
gustavatmel 1:9c5af431a1f1 145 Reserved69_IRQn = 53,
gustavatmel 1:9c5af431a1f1 146 Reserved70_IRQn = 54,
gustavatmel 1:9c5af431a1f1 147 Reserved71_IRQn = 55,
gustavatmel 1:9c5af431a1f1 148 Reserved72_IRQn = 56,
gustavatmel 1:9c5af431a1f1 149 ADC0_IRQn = 57, /**< ADC0 interrupt */
gustavatmel 1:9c5af431a1f1 150 ADC1_IRQn = 58,
gustavatmel 1:9c5af431a1f1 151 CMP0_IRQn = 59, /**< CMP0 interrupt */
gustavatmel 1:9c5af431a1f1 152 CMP1_IRQn = 60, /**< CMP1 interrupt */
gustavatmel 1:9c5af431a1f1 153 CMP2_IRQn = 61,
gustavatmel 1:9c5af431a1f1 154 FTM0_IRQn = 62, /**< FTM0 fault, overflow and channels interrupt */
gustavatmel 1:9c5af431a1f1 155 FTM1_IRQn = 63, /**< FTM1 fault, overflow and channels interrupt */
gustavatmel 1:9c5af431a1f1 156 FTM2_IRQn = 64,
gustavatmel 1:9c5af431a1f1 157 CMT_IRQn = 65, /**< CMT interrupt */
gustavatmel 1:9c5af431a1f1 158 RTC_IRQn = 66, /**< RTC interrupt */
gustavatmel 1:9c5af431a1f1 159 RTC_Seconds_IRQn = 67, /**< RTC seconds interrupt */
gustavatmel 1:9c5af431a1f1 160 PIT0_IRQn = 68, /**< PIT timer channel 0 interrupt */
gustavatmel 1:9c5af431a1f1 161 PIT1_IRQn = 69, /**< PIT timer channel 1 interrupt */
gustavatmel 1:9c5af431a1f1 162 PIT2_IRQn = 70, /**< PIT timer channel 2 interrupt */
gustavatmel 1:9c5af431a1f1 163 PIT3_IRQn = 71, /**< PIT timer channel 3 interrupt */
gustavatmel 1:9c5af431a1f1 164 PDB0_IRQn = 72, /**< PDB0 interrupt */
gustavatmel 1:9c5af431a1f1 165 USB0_IRQn = 73, /**< USB0 interrupt */
gustavatmel 1:9c5af431a1f1 166 USBDCD_IRQn = 74, /**< USBDCD interrupt */
gustavatmel 1:9c5af431a1f1 167 Reserved91_IRQn = 75,
gustavatmel 1:9c5af431a1f1 168 Reserved92_IRQn = 76,
gustavatmel 1:9c5af431a1f1 169 Reserved93_IRQn = 77,
gustavatmel 1:9c5af431a1f1 170 Reserved94_IRQn = 78,
gustavatmel 1:9c5af431a1f1 171 Reserved95_IRQn = 79,
gustavatmel 1:9c5af431a1f1 172 Reserved96_IRQn = 80,
gustavatmel 1:9c5af431a1f1 173 DAC0_IRQn = 81,
gustavatmel 1:9c5af431a1f1 174 Reserved98_IRQn = 82,
gustavatmel 1:9c5af431a1f1 175 TSI0_IRQn = 83, /**< TSI0 interrupt */
gustavatmel 1:9c5af431a1f1 176 MCG_IRQn = 84, /**< MCG interrupt */
gustavatmel 1:9c5af431a1f1 177 LPTimer_IRQn = 85, /**< LPTimer interrupt */
gustavatmel 1:9c5af431a1f1 178 Reserved102_IRQn = 86,
gustavatmel 1:9c5af431a1f1 179 PORTA_IRQn = 87, /**< Port A interrupt */
gustavatmel 1:9c5af431a1f1 180 PORTB_IRQn = 88, /**< Port B interrupt */
gustavatmel 1:9c5af431a1f1 181 PORTC_IRQn = 89, /**< Port C interrupt */
gustavatmel 1:9c5af431a1f1 182 PORTD_IRQn = 90, /**< Port D interrupt */
gustavatmel 1:9c5af431a1f1 183 PORTE_IRQn = 91, /**< Port E interrupt */
gustavatmel 1:9c5af431a1f1 184 Reserved108_IRQn = 92,
gustavatmel 1:9c5af431a1f1 185 Reserved109_IRQn = 93,
gustavatmel 1:9c5af431a1f1 186 SWI_IRQn = 94 /**< Software interrupt */
gustavatmel 1:9c5af431a1f1 187
gustavatmel 1:9c5af431a1f1 188 } IRQn_Type;
gustavatmel 1:9c5af431a1f1 189
gustavatmel 1:9c5af431a1f1 190 /**
gustavatmel 1:9c5af431a1f1 191 * @}
gustavatmel 1:9c5af431a1f1 192 */ /* end of group Interrupt_vector_numbers */
gustavatmel 1:9c5af431a1f1 193
gustavatmel 1:9c5af431a1f1 194
gustavatmel 1:9c5af431a1f1 195 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 196 -- Cortex M4 Core Configuration
gustavatmel 1:9c5af431a1f1 197 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 198
gustavatmel 1:9c5af431a1f1 199 /**
gustavatmel 1:9c5af431a1f1 200 * @addtogroup Cortex_Core_Configuration Cortex M4 Core Configuration
gustavatmel 1:9c5af431a1f1 201 * @{
gustavatmel 1:9c5af431a1f1 202 */
gustavatmel 1:9c5af431a1f1 203
gustavatmel 1:9c5af431a1f1 204 #define __MPU_PRESENT 0 /**< Defines if an MPU is present or not */
gustavatmel 1:9c5af431a1f1 205 #define __NVIC_PRIO_BITS 4 /**< Number of priority bits implemented in the NVIC */
gustavatmel 1:9c5af431a1f1 206 #define __Vendor_SysTickConfig 0 /**< Vendor specific implementation of SysTickConfig is defined */
gustavatmel 1:9c5af431a1f1 207
gustavatmel 1:9c5af431a1f1 208 #include "core_cm4.h" /* Core Peripheral Access Layer */
gustavatmel 1:9c5af431a1f1 209 #include "system_MK20DX256.h" /* Device specific configuration file */
gustavatmel 1:9c5af431a1f1 210
gustavatmel 1:9c5af431a1f1 211 /**
gustavatmel 1:9c5af431a1f1 212 * @}
gustavatmel 1:9c5af431a1f1 213 */ /* end of group Cortex_Core_Configuration */
gustavatmel 1:9c5af431a1f1 214
gustavatmel 1:9c5af431a1f1 215
gustavatmel 1:9c5af431a1f1 216 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 217 -- Device Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 218 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 219
gustavatmel 1:9c5af431a1f1 220 /**
gustavatmel 1:9c5af431a1f1 221 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 222 * @{
gustavatmel 1:9c5af431a1f1 223 */
gustavatmel 1:9c5af431a1f1 224
gustavatmel 1:9c5af431a1f1 225
gustavatmel 1:9c5af431a1f1 226 /*
gustavatmel 1:9c5af431a1f1 227 ** Start of section using anonymous unions
gustavatmel 1:9c5af431a1f1 228 */
gustavatmel 1:9c5af431a1f1 229
gustavatmel 1:9c5af431a1f1 230 #if defined(__ARMCC_VERSION)
gustavatmel 1:9c5af431a1f1 231 #pragma push
gustavatmel 1:9c5af431a1f1 232 #pragma anon_unions
gustavatmel 1:9c5af431a1f1 233 #elif defined(__CWCC__)
gustavatmel 1:9c5af431a1f1 234 #pragma push
gustavatmel 1:9c5af431a1f1 235 #pragma cpp_extensions on
gustavatmel 1:9c5af431a1f1 236 #elif defined(__GNUC__)
gustavatmel 1:9c5af431a1f1 237 /* anonymous unions are enabled by default */
gustavatmel 1:9c5af431a1f1 238 #elif defined(__IAR_SYSTEMS_ICC__)
gustavatmel 1:9c5af431a1f1 239 #pragma language=extended
gustavatmel 1:9c5af431a1f1 240 #else
gustavatmel 1:9c5af431a1f1 241 #error Not supported compiler type
gustavatmel 1:9c5af431a1f1 242 #endif
gustavatmel 1:9c5af431a1f1 243
gustavatmel 1:9c5af431a1f1 244 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 245 -- ADC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 246 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 247
gustavatmel 1:9c5af431a1f1 248 /**
gustavatmel 1:9c5af431a1f1 249 * @addtogroup ADC_Peripheral_Access_Layer ADC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 250 * @{
gustavatmel 1:9c5af431a1f1 251 */
gustavatmel 1:9c5af431a1f1 252
gustavatmel 1:9c5af431a1f1 253 /** ADC - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 254 typedef struct {
gustavatmel 1:9c5af431a1f1 255 __IO uint32_t SC1[2]; /**< ADC status and control registers 1, array offset: 0x0, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 256 __IO uint32_t CFG1; /**< ADC configuration register 1, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 257 __IO uint32_t CFG2; /**< Configuration register 2, offset: 0xC */
gustavatmel 1:9c5af431a1f1 258 __I uint32_t R[2]; /**< ADC data result register, array offset: 0x10, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 259 __IO uint32_t CV1; /**< Compare value registers, offset: 0x18 */
gustavatmel 1:9c5af431a1f1 260 __IO uint32_t CV2; /**< Compare value registers, offset: 0x1C */
gustavatmel 1:9c5af431a1f1 261 __IO uint32_t SC2; /**< Status and control register 2, offset: 0x20 */
gustavatmel 1:9c5af431a1f1 262 __IO uint32_t SC3; /**< Status and control register 3, offset: 0x24 */
gustavatmel 1:9c5af431a1f1 263 __IO uint32_t OFS; /**< ADC offset correction register, offset: 0x28 */
gustavatmel 1:9c5af431a1f1 264 __IO uint32_t PG; /**< ADC plus-side gain register, offset: 0x2C */
gustavatmel 1:9c5af431a1f1 265 __IO uint32_t MG; /**< ADC minus-side gain register, offset: 0x30 */
gustavatmel 1:9c5af431a1f1 266 __IO uint32_t CLPD; /**< ADC plus-side general calibration value register, offset: 0x34 */
gustavatmel 1:9c5af431a1f1 267 __IO uint32_t CLPS; /**< ADC plus-side general calibration value register, offset: 0x38 */
gustavatmel 1:9c5af431a1f1 268 __IO uint32_t CLP4; /**< ADC plus-side general calibration value register, offset: 0x3C */
gustavatmel 1:9c5af431a1f1 269 __IO uint32_t CLP3; /**< ADC plus-side general calibration value register, offset: 0x40 */
gustavatmel 1:9c5af431a1f1 270 __IO uint32_t CLP2; /**< ADC plus-side general calibration value register, offset: 0x44 */
gustavatmel 1:9c5af431a1f1 271 __IO uint32_t CLP1; /**< ADC plus-side general calibration value register, offset: 0x48 */
gustavatmel 1:9c5af431a1f1 272 __IO uint32_t CLP0; /**< ADC plus-side general calibration value register, offset: 0x4C */
gustavatmel 1:9c5af431a1f1 273 uint8_t RESERVED_0[4];
gustavatmel 1:9c5af431a1f1 274 __IO uint32_t CLMD; /**< ADC minus-side general calibration value register, offset: 0x54 */
gustavatmel 1:9c5af431a1f1 275 __IO uint32_t CLMS; /**< ADC minus-side general calibration value register, offset: 0x58 */
gustavatmel 1:9c5af431a1f1 276 __IO uint32_t CLM4; /**< ADC minus-side general calibration value register, offset: 0x5C */
gustavatmel 1:9c5af431a1f1 277 __IO uint32_t CLM3; /**< ADC minus-side general calibration value register, offset: 0x60 */
gustavatmel 1:9c5af431a1f1 278 __IO uint32_t CLM2; /**< ADC minus-side general calibration value register, offset: 0x64 */
gustavatmel 1:9c5af431a1f1 279 __IO uint32_t CLM1; /**< ADC minus-side general calibration value register, offset: 0x68 */
gustavatmel 1:9c5af431a1f1 280 __IO uint32_t CLM0; /**< ADC minus-side general calibration value register, offset: 0x6C */
gustavatmel 1:9c5af431a1f1 281 } ADC_Type;
gustavatmel 1:9c5af431a1f1 282
gustavatmel 1:9c5af431a1f1 283 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 284 -- ADC Register Masks
gustavatmel 1:9c5af431a1f1 285 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 286
gustavatmel 1:9c5af431a1f1 287 /**
gustavatmel 1:9c5af431a1f1 288 * @addtogroup ADC_Register_Masks ADC Register Masks
gustavatmel 1:9c5af431a1f1 289 * @{
gustavatmel 1:9c5af431a1f1 290 */
gustavatmel 1:9c5af431a1f1 291
gustavatmel 1:9c5af431a1f1 292 /* SC1 Bit Fields */
gustavatmel 1:9c5af431a1f1 293 #define ADC_SC1_ADCH_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 294 #define ADC_SC1_ADCH_SHIFT 0
gustavatmel 1:9c5af431a1f1 295 #define ADC_SC1_ADCH(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC1_ADCH_SHIFT))&ADC_SC1_ADCH_MASK)
gustavatmel 1:9c5af431a1f1 296 #define ADC_SC1_DIFF_MASK 0x20u
gustavatmel 1:9c5af431a1f1 297 #define ADC_SC1_DIFF_SHIFT 5
gustavatmel 1:9c5af431a1f1 298 #define ADC_SC1_AIEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 299 #define ADC_SC1_AIEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 300 #define ADC_SC1_COCO_MASK 0x80u
gustavatmel 1:9c5af431a1f1 301 #define ADC_SC1_COCO_SHIFT 7
gustavatmel 1:9c5af431a1f1 302 /* CFG1 Bit Fields */
gustavatmel 1:9c5af431a1f1 303 #define ADC_CFG1_ADICLK_MASK 0x3u
gustavatmel 1:9c5af431a1f1 304 #define ADC_CFG1_ADICLK_SHIFT 0
gustavatmel 1:9c5af431a1f1 305 #define ADC_CFG1_ADICLK(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADICLK_SHIFT))&ADC_CFG1_ADICLK_MASK)
gustavatmel 1:9c5af431a1f1 306 #define ADC_CFG1_MODE_MASK 0xCu
gustavatmel 1:9c5af431a1f1 307 #define ADC_CFG1_MODE_SHIFT 2
gustavatmel 1:9c5af431a1f1 308 #define ADC_CFG1_MODE(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_MODE_SHIFT))&ADC_CFG1_MODE_MASK)
gustavatmel 1:9c5af431a1f1 309 #define ADC_CFG1_ADLSMP_MASK 0x10u
gustavatmel 1:9c5af431a1f1 310 #define ADC_CFG1_ADLSMP_SHIFT 4
gustavatmel 1:9c5af431a1f1 311 #define ADC_CFG1_ADIV_MASK 0x60u
gustavatmel 1:9c5af431a1f1 312 #define ADC_CFG1_ADIV_SHIFT 5
gustavatmel 1:9c5af431a1f1 313 #define ADC_CFG1_ADIV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADIV_SHIFT))&ADC_CFG1_ADIV_MASK)
gustavatmel 1:9c5af431a1f1 314 #define ADC_CFG1_ADLPC_MASK 0x80u
gustavatmel 1:9c5af431a1f1 315 #define ADC_CFG1_ADLPC_SHIFT 7
gustavatmel 1:9c5af431a1f1 316 /* CFG2 Bit Fields */
gustavatmel 1:9c5af431a1f1 317 #define ADC_CFG2_ADLSTS_MASK 0x3u
gustavatmel 1:9c5af431a1f1 318 #define ADC_CFG2_ADLSTS_SHIFT 0
gustavatmel 1:9c5af431a1f1 319 #define ADC_CFG2_ADLSTS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG2_ADLSTS_SHIFT))&ADC_CFG2_ADLSTS_MASK)
gustavatmel 1:9c5af431a1f1 320 #define ADC_CFG2_ADHSC_MASK 0x4u
gustavatmel 1:9c5af431a1f1 321 #define ADC_CFG2_ADHSC_SHIFT 2
gustavatmel 1:9c5af431a1f1 322 #define ADC_CFG2_ADACKEN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 323 #define ADC_CFG2_ADACKEN_SHIFT 3
gustavatmel 1:9c5af431a1f1 324 #define ADC_CFG2_MUXSEL_MASK 0x10u
gustavatmel 1:9c5af431a1f1 325 #define ADC_CFG2_MUXSEL_SHIFT 4
gustavatmel 1:9c5af431a1f1 326 /* R Bit Fields */
gustavatmel 1:9c5af431a1f1 327 #define ADC_R_D_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 328 #define ADC_R_D_SHIFT 0
gustavatmel 1:9c5af431a1f1 329 #define ADC_R_D(x) (((uint32_t)(((uint32_t)(x))<<ADC_R_D_SHIFT))&ADC_R_D_MASK)
gustavatmel 1:9c5af431a1f1 330 /* CV1 Bit Fields */
gustavatmel 1:9c5af431a1f1 331 #define ADC_CV1_CV_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 332 #define ADC_CV1_CV_SHIFT 0
gustavatmel 1:9c5af431a1f1 333 #define ADC_CV1_CV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CV1_CV_SHIFT))&ADC_CV1_CV_MASK)
gustavatmel 1:9c5af431a1f1 334 /* CV2 Bit Fields */
gustavatmel 1:9c5af431a1f1 335 #define ADC_CV2_CV_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 336 #define ADC_CV2_CV_SHIFT 0
gustavatmel 1:9c5af431a1f1 337 #define ADC_CV2_CV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CV2_CV_SHIFT))&ADC_CV2_CV_MASK)
gustavatmel 1:9c5af431a1f1 338 /* SC2 Bit Fields */
gustavatmel 1:9c5af431a1f1 339 #define ADC_SC2_REFSEL_MASK 0x3u
gustavatmel 1:9c5af431a1f1 340 #define ADC_SC2_REFSEL_SHIFT 0
gustavatmel 1:9c5af431a1f1 341 #define ADC_SC2_REFSEL(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC2_REFSEL_SHIFT))&ADC_SC2_REFSEL_MASK)
gustavatmel 1:9c5af431a1f1 342 #define ADC_SC2_DMAEN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 343 #define ADC_SC2_DMAEN_SHIFT 2
gustavatmel 1:9c5af431a1f1 344 #define ADC_SC2_ACREN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 345 #define ADC_SC2_ACREN_SHIFT 3
gustavatmel 1:9c5af431a1f1 346 #define ADC_SC2_ACFGT_MASK 0x10u
gustavatmel 1:9c5af431a1f1 347 #define ADC_SC2_ACFGT_SHIFT 4
gustavatmel 1:9c5af431a1f1 348 #define ADC_SC2_ACFE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 349 #define ADC_SC2_ACFE_SHIFT 5
gustavatmel 1:9c5af431a1f1 350 #define ADC_SC2_ADTRG_MASK 0x40u
gustavatmel 1:9c5af431a1f1 351 #define ADC_SC2_ADTRG_SHIFT 6
gustavatmel 1:9c5af431a1f1 352 #define ADC_SC2_ADACT_MASK 0x80u
gustavatmel 1:9c5af431a1f1 353 #define ADC_SC2_ADACT_SHIFT 7
gustavatmel 1:9c5af431a1f1 354 /* SC3 Bit Fields */
gustavatmel 1:9c5af431a1f1 355 #define ADC_SC3_AVGS_MASK 0x3u
gustavatmel 1:9c5af431a1f1 356 #define ADC_SC3_AVGS_SHIFT 0
gustavatmel 1:9c5af431a1f1 357 #define ADC_SC3_AVGS(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGS_SHIFT))&ADC_SC3_AVGS_MASK)
gustavatmel 1:9c5af431a1f1 358 #define ADC_SC3_AVGE_MASK 0x4u
gustavatmel 1:9c5af431a1f1 359 #define ADC_SC3_AVGE_SHIFT 2
gustavatmel 1:9c5af431a1f1 360 #define ADC_SC3_ADCO_MASK 0x8u
gustavatmel 1:9c5af431a1f1 361 #define ADC_SC3_ADCO_SHIFT 3
gustavatmel 1:9c5af431a1f1 362 #define ADC_SC3_CALF_MASK 0x40u
gustavatmel 1:9c5af431a1f1 363 #define ADC_SC3_CALF_SHIFT 6
gustavatmel 1:9c5af431a1f1 364 #define ADC_SC3_CAL_MASK 0x80u
gustavatmel 1:9c5af431a1f1 365 #define ADC_SC3_CAL_SHIFT 7
gustavatmel 1:9c5af431a1f1 366 /* OFS Bit Fields */
gustavatmel 1:9c5af431a1f1 367 #define ADC_OFS_OFS_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 368 #define ADC_OFS_OFS_SHIFT 0
gustavatmel 1:9c5af431a1f1 369 #define ADC_OFS_OFS(x) (((uint32_t)(((uint32_t)(x))<<ADC_OFS_OFS_SHIFT))&ADC_OFS_OFS_MASK)
gustavatmel 1:9c5af431a1f1 370 /* PG Bit Fields */
gustavatmel 1:9c5af431a1f1 371 #define ADC_PG_PG_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 372 #define ADC_PG_PG_SHIFT 0
gustavatmel 1:9c5af431a1f1 373 #define ADC_PG_PG(x) (((uint32_t)(((uint32_t)(x))<<ADC_PG_PG_SHIFT))&ADC_PG_PG_MASK)
gustavatmel 1:9c5af431a1f1 374 /* MG Bit Fields */
gustavatmel 1:9c5af431a1f1 375 #define ADC_MG_MG_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 376 #define ADC_MG_MG_SHIFT 0
gustavatmel 1:9c5af431a1f1 377 #define ADC_MG_MG(x) (((uint32_t)(((uint32_t)(x))<<ADC_MG_MG_SHIFT))&ADC_MG_MG_MASK)
gustavatmel 1:9c5af431a1f1 378 /* CLPD Bit Fields */
gustavatmel 1:9c5af431a1f1 379 #define ADC_CLPD_CLPD_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 380 #define ADC_CLPD_CLPD_SHIFT 0
gustavatmel 1:9c5af431a1f1 381 #define ADC_CLPD_CLPD(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLPD_CLPD_SHIFT))&ADC_CLPD_CLPD_MASK)
gustavatmel 1:9c5af431a1f1 382 /* CLPS Bit Fields */
gustavatmel 1:9c5af431a1f1 383 #define ADC_CLPS_CLPS_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 384 #define ADC_CLPS_CLPS_SHIFT 0
gustavatmel 1:9c5af431a1f1 385 #define ADC_CLPS_CLPS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLPS_CLPS_SHIFT))&ADC_CLPS_CLPS_MASK)
gustavatmel 1:9c5af431a1f1 386 /* CLP4 Bit Fields */
gustavatmel 1:9c5af431a1f1 387 #define ADC_CLP4_CLP4_MASK 0x3FFu
gustavatmel 1:9c5af431a1f1 388 #define ADC_CLP4_CLP4_SHIFT 0
gustavatmel 1:9c5af431a1f1 389 #define ADC_CLP4_CLP4(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP4_CLP4_SHIFT))&ADC_CLP4_CLP4_MASK)
gustavatmel 1:9c5af431a1f1 390 /* CLP3 Bit Fields */
gustavatmel 1:9c5af431a1f1 391 #define ADC_CLP3_CLP3_MASK 0x1FFu
gustavatmel 1:9c5af431a1f1 392 #define ADC_CLP3_CLP3_SHIFT 0
gustavatmel 1:9c5af431a1f1 393 #define ADC_CLP3_CLP3(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP3_CLP3_SHIFT))&ADC_CLP3_CLP3_MASK)
gustavatmel 1:9c5af431a1f1 394 /* CLP2 Bit Fields */
gustavatmel 1:9c5af431a1f1 395 #define ADC_CLP2_CLP2_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 396 #define ADC_CLP2_CLP2_SHIFT 0
gustavatmel 1:9c5af431a1f1 397 #define ADC_CLP2_CLP2(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP2_CLP2_SHIFT))&ADC_CLP2_CLP2_MASK)
gustavatmel 1:9c5af431a1f1 398 /* CLP1 Bit Fields */
gustavatmel 1:9c5af431a1f1 399 #define ADC_CLP1_CLP1_MASK 0x7Fu
gustavatmel 1:9c5af431a1f1 400 #define ADC_CLP1_CLP1_SHIFT 0
gustavatmel 1:9c5af431a1f1 401 #define ADC_CLP1_CLP1(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP1_CLP1_SHIFT))&ADC_CLP1_CLP1_MASK)
gustavatmel 1:9c5af431a1f1 402 /* CLP0 Bit Fields */
gustavatmel 1:9c5af431a1f1 403 #define ADC_CLP0_CLP0_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 404 #define ADC_CLP0_CLP0_SHIFT 0
gustavatmel 1:9c5af431a1f1 405 #define ADC_CLP0_CLP0(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP0_CLP0_SHIFT))&ADC_CLP0_CLP0_MASK)
gustavatmel 1:9c5af431a1f1 406 /* CLMD Bit Fields */
gustavatmel 1:9c5af431a1f1 407 #define ADC_CLMD_CLMD_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 408 #define ADC_CLMD_CLMD_SHIFT 0
gustavatmel 1:9c5af431a1f1 409 #define ADC_CLMD_CLMD(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLMD_CLMD_SHIFT))&ADC_CLMD_CLMD_MASK)
gustavatmel 1:9c5af431a1f1 410 /* CLMS Bit Fields */
gustavatmel 1:9c5af431a1f1 411 #define ADC_CLMS_CLMS_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 412 #define ADC_CLMS_CLMS_SHIFT 0
gustavatmel 1:9c5af431a1f1 413 #define ADC_CLMS_CLMS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLMS_CLMS_SHIFT))&ADC_CLMS_CLMS_MASK)
gustavatmel 1:9c5af431a1f1 414 /* CLM4 Bit Fields */
gustavatmel 1:9c5af431a1f1 415 #define ADC_CLM4_CLM4_MASK 0x3FFu
gustavatmel 1:9c5af431a1f1 416 #define ADC_CLM4_CLM4_SHIFT 0
gustavatmel 1:9c5af431a1f1 417 #define ADC_CLM4_CLM4(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM4_CLM4_SHIFT))&ADC_CLM4_CLM4_MASK)
gustavatmel 1:9c5af431a1f1 418 /* CLM3 Bit Fields */
gustavatmel 1:9c5af431a1f1 419 #define ADC_CLM3_CLM3_MASK 0x1FFu
gustavatmel 1:9c5af431a1f1 420 #define ADC_CLM3_CLM3_SHIFT 0
gustavatmel 1:9c5af431a1f1 421 #define ADC_CLM3_CLM3(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM3_CLM3_SHIFT))&ADC_CLM3_CLM3_MASK)
gustavatmel 1:9c5af431a1f1 422 /* CLM2 Bit Fields */
gustavatmel 1:9c5af431a1f1 423 #define ADC_CLM2_CLM2_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 424 #define ADC_CLM2_CLM2_SHIFT 0
gustavatmel 1:9c5af431a1f1 425 #define ADC_CLM2_CLM2(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM2_CLM2_SHIFT))&ADC_CLM2_CLM2_MASK)
gustavatmel 1:9c5af431a1f1 426 /* CLM1 Bit Fields */
gustavatmel 1:9c5af431a1f1 427 #define ADC_CLM1_CLM1_MASK 0x7Fu
gustavatmel 1:9c5af431a1f1 428 #define ADC_CLM1_CLM1_SHIFT 0
gustavatmel 1:9c5af431a1f1 429 #define ADC_CLM1_CLM1(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM1_CLM1_SHIFT))&ADC_CLM1_CLM1_MASK)
gustavatmel 1:9c5af431a1f1 430 /* CLM0 Bit Fields */
gustavatmel 1:9c5af431a1f1 431 #define ADC_CLM0_CLM0_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 432 #define ADC_CLM0_CLM0_SHIFT 0
gustavatmel 1:9c5af431a1f1 433 #define ADC_CLM0_CLM0(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM0_CLM0_SHIFT))&ADC_CLM0_CLM0_MASK)
gustavatmel 1:9c5af431a1f1 434
gustavatmel 1:9c5af431a1f1 435 /**
gustavatmel 1:9c5af431a1f1 436 * @}
gustavatmel 1:9c5af431a1f1 437 */ /* end of group ADC_Register_Masks */
gustavatmel 1:9c5af431a1f1 438
gustavatmel 1:9c5af431a1f1 439
gustavatmel 1:9c5af431a1f1 440 /* ADC - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 441 /** Peripheral ADC0 base address */
gustavatmel 1:9c5af431a1f1 442 #define ADC0_BASE (0x4003B000u)
gustavatmel 1:9c5af431a1f1 443 /** Peripheral ADC0 base pointer */
gustavatmel 1:9c5af431a1f1 444 #define ADC0 ((ADC_Type *)ADC0_BASE)
gustavatmel 1:9c5af431a1f1 445
gustavatmel 1:9c5af431a1f1 446 /**
gustavatmel 1:9c5af431a1f1 447 * @}
gustavatmel 1:9c5af431a1f1 448 */ /* end of group ADC_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 449
gustavatmel 1:9c5af431a1f1 450
gustavatmel 1:9c5af431a1f1 451 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 452 -- CMP Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 453 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 454
gustavatmel 1:9c5af431a1f1 455 /**
gustavatmel 1:9c5af431a1f1 456 * @addtogroup CMP_Peripheral_Access_Layer CMP Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 457 * @{
gustavatmel 1:9c5af431a1f1 458 */
gustavatmel 1:9c5af431a1f1 459
gustavatmel 1:9c5af431a1f1 460 /** CMP - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 461 typedef struct {
gustavatmel 1:9c5af431a1f1 462 __IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 463 __IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 464 __IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 465 __IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
gustavatmel 1:9c5af431a1f1 466 __IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 467 __IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
gustavatmel 1:9c5af431a1f1 468 } CMP_Type;
gustavatmel 1:9c5af431a1f1 469
gustavatmel 1:9c5af431a1f1 470 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 471 -- CMP Register Masks
gustavatmel 1:9c5af431a1f1 472 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 473
gustavatmel 1:9c5af431a1f1 474 /**
gustavatmel 1:9c5af431a1f1 475 * @addtogroup CMP_Register_Masks CMP Register Masks
gustavatmel 1:9c5af431a1f1 476 * @{
gustavatmel 1:9c5af431a1f1 477 */
gustavatmel 1:9c5af431a1f1 478
gustavatmel 1:9c5af431a1f1 479 /* CR0 Bit Fields */
gustavatmel 1:9c5af431a1f1 480 #define CMP_CR0_HYSTCTR_MASK 0x3u
gustavatmel 1:9c5af431a1f1 481 #define CMP_CR0_HYSTCTR_SHIFT 0
gustavatmel 1:9c5af431a1f1 482 #define CMP_CR0_HYSTCTR(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR0_HYSTCTR_SHIFT))&CMP_CR0_HYSTCTR_MASK)
gustavatmel 1:9c5af431a1f1 483 #define CMP_CR0_FILTER_CNT_MASK 0x70u
gustavatmel 1:9c5af431a1f1 484 #define CMP_CR0_FILTER_CNT_SHIFT 4
gustavatmel 1:9c5af431a1f1 485 #define CMP_CR0_FILTER_CNT(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR0_FILTER_CNT_SHIFT))&CMP_CR0_FILTER_CNT_MASK)
gustavatmel 1:9c5af431a1f1 486 /* CR1 Bit Fields */
gustavatmel 1:9c5af431a1f1 487 #define CMP_CR1_EN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 488 #define CMP_CR1_EN_SHIFT 0
gustavatmel 1:9c5af431a1f1 489 #define CMP_CR1_OPE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 490 #define CMP_CR1_OPE_SHIFT 1
gustavatmel 1:9c5af431a1f1 491 #define CMP_CR1_COS_MASK 0x4u
gustavatmel 1:9c5af431a1f1 492 #define CMP_CR1_COS_SHIFT 2
gustavatmel 1:9c5af431a1f1 493 #define CMP_CR1_INV_MASK 0x8u
gustavatmel 1:9c5af431a1f1 494 #define CMP_CR1_INV_SHIFT 3
gustavatmel 1:9c5af431a1f1 495 #define CMP_CR1_PMODE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 496 #define CMP_CR1_PMODE_SHIFT 4
gustavatmel 1:9c5af431a1f1 497 #define CMP_CR1_WE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 498 #define CMP_CR1_WE_SHIFT 6
gustavatmel 1:9c5af431a1f1 499 #define CMP_CR1_SE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 500 #define CMP_CR1_SE_SHIFT 7
gustavatmel 1:9c5af431a1f1 501 /* FPR Bit Fields */
gustavatmel 1:9c5af431a1f1 502 #define CMP_FPR_FILT_PER_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 503 #define CMP_FPR_FILT_PER_SHIFT 0
gustavatmel 1:9c5af431a1f1 504 #define CMP_FPR_FILT_PER(x) (((uint8_t)(((uint8_t)(x))<<CMP_FPR_FILT_PER_SHIFT))&CMP_FPR_FILT_PER_MASK)
gustavatmel 1:9c5af431a1f1 505 /* SCR Bit Fields */
gustavatmel 1:9c5af431a1f1 506 #define CMP_SCR_COUT_MASK 0x1u
gustavatmel 1:9c5af431a1f1 507 #define CMP_SCR_COUT_SHIFT 0
gustavatmel 1:9c5af431a1f1 508 #define CMP_SCR_CFF_MASK 0x2u
gustavatmel 1:9c5af431a1f1 509 #define CMP_SCR_CFF_SHIFT 1
gustavatmel 1:9c5af431a1f1 510 #define CMP_SCR_CFR_MASK 0x4u
gustavatmel 1:9c5af431a1f1 511 #define CMP_SCR_CFR_SHIFT 2
gustavatmel 1:9c5af431a1f1 512 #define CMP_SCR_IEF_MASK 0x8u
gustavatmel 1:9c5af431a1f1 513 #define CMP_SCR_IEF_SHIFT 3
gustavatmel 1:9c5af431a1f1 514 #define CMP_SCR_IER_MASK 0x10u
gustavatmel 1:9c5af431a1f1 515 #define CMP_SCR_IER_SHIFT 4
gustavatmel 1:9c5af431a1f1 516 #define CMP_SCR_DMAEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 517 #define CMP_SCR_DMAEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 518 /* DACCR Bit Fields */
gustavatmel 1:9c5af431a1f1 519 #define CMP_DACCR_VOSEL_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 520 #define CMP_DACCR_VOSEL_SHIFT 0
gustavatmel 1:9c5af431a1f1 521 #define CMP_DACCR_VOSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_DACCR_VOSEL_SHIFT))&CMP_DACCR_VOSEL_MASK)
gustavatmel 1:9c5af431a1f1 522 #define CMP_DACCR_VRSEL_MASK 0x40u
gustavatmel 1:9c5af431a1f1 523 #define CMP_DACCR_VRSEL_SHIFT 6
gustavatmel 1:9c5af431a1f1 524 #define CMP_DACCR_DACEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 525 #define CMP_DACCR_DACEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 526 /* MUXCR Bit Fields */
gustavatmel 1:9c5af431a1f1 527 #define CMP_MUXCR_MSEL_MASK 0x7u
gustavatmel 1:9c5af431a1f1 528 #define CMP_MUXCR_MSEL_SHIFT 0
gustavatmel 1:9c5af431a1f1 529 #define CMP_MUXCR_MSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_MUXCR_MSEL_SHIFT))&CMP_MUXCR_MSEL_MASK)
gustavatmel 1:9c5af431a1f1 530 #define CMP_MUXCR_PSEL_MASK 0x38u
gustavatmel 1:9c5af431a1f1 531 #define CMP_MUXCR_PSEL_SHIFT 3
gustavatmel 1:9c5af431a1f1 532 #define CMP_MUXCR_PSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_MUXCR_PSEL_SHIFT))&CMP_MUXCR_PSEL_MASK)
gustavatmel 1:9c5af431a1f1 533
gustavatmel 1:9c5af431a1f1 534 /**
gustavatmel 1:9c5af431a1f1 535 * @}
gustavatmel 1:9c5af431a1f1 536 */ /* end of group CMP_Register_Masks */
gustavatmel 1:9c5af431a1f1 537
gustavatmel 1:9c5af431a1f1 538
gustavatmel 1:9c5af431a1f1 539 /* CMP - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 540 /** Peripheral CMP0 base address */
gustavatmel 1:9c5af431a1f1 541 #define CMP0_BASE (0x40073000u)
gustavatmel 1:9c5af431a1f1 542 /** Peripheral CMP0 base pointer */
gustavatmel 1:9c5af431a1f1 543 #define CMP0 ((CMP_Type *)CMP0_BASE)
gustavatmel 1:9c5af431a1f1 544 /** Peripheral CMP1 base address */
gustavatmel 1:9c5af431a1f1 545 #define CMP1_BASE (0x40073008u)
gustavatmel 1:9c5af431a1f1 546 /** Peripheral CMP1 base pointer */
gustavatmel 1:9c5af431a1f1 547 #define CMP1 ((CMP_Type *)CMP1_BASE)
gustavatmel 1:9c5af431a1f1 548
gustavatmel 1:9c5af431a1f1 549 /**
gustavatmel 1:9c5af431a1f1 550 * @}
gustavatmel 1:9c5af431a1f1 551 */ /* end of group CMP_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 552
gustavatmel 1:9c5af431a1f1 553
gustavatmel 1:9c5af431a1f1 554 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 555 -- CMT Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 556 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 557
gustavatmel 1:9c5af431a1f1 558 /**
gustavatmel 1:9c5af431a1f1 559 * @addtogroup CMT_Peripheral_Access_Layer CMT Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 560 * @{
gustavatmel 1:9c5af431a1f1 561 */
gustavatmel 1:9c5af431a1f1 562
gustavatmel 1:9c5af431a1f1 563 /** CMT - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 564 typedef struct {
gustavatmel 1:9c5af431a1f1 565 __IO uint8_t CGH1; /**< CMT Carrier Generator High Data Register 1, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 566 __IO uint8_t CGL1; /**< CMT Carrier Generator Low Data Register 1, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 567 __IO uint8_t CGH2; /**< CMT Carrier Generator High Data Register 2, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 568 __IO uint8_t CGL2; /**< CMT Carrier Generator Low Data Register 2, offset: 0x3 */
gustavatmel 1:9c5af431a1f1 569 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 570 __IO uint8_t MSC; /**< CMT Modulator Status and Control Register, offset: 0x5 */
gustavatmel 1:9c5af431a1f1 571 __IO uint8_t CMD1; /**< CMT Modulator Data Register Mark High, offset: 0x6 */
gustavatmel 1:9c5af431a1f1 572 __IO uint8_t CMD2; /**< CMT Modulator Data Register Mark Low, offset: 0x7 */
gustavatmel 1:9c5af431a1f1 573 __IO uint8_t CMD3; /**< CMT Modulator Data Register Space High, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 574 __IO uint8_t CMD4; /**< CMT Modulator Data Register Space Low, offset: 0x9 */
gustavatmel 1:9c5af431a1f1 575 __IO uint8_t PPS; /**< CMT Primary Prescaler Register, offset: 0xA */
gustavatmel 1:9c5af431a1f1 576 __IO uint8_t DMA; /**< CMT Direct Memory Access, offset: 0xB */
gustavatmel 1:9c5af431a1f1 577 } CMT_Type;
gustavatmel 1:9c5af431a1f1 578
gustavatmel 1:9c5af431a1f1 579 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 580 -- CMT Register Masks
gustavatmel 1:9c5af431a1f1 581 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 582
gustavatmel 1:9c5af431a1f1 583 /**
gustavatmel 1:9c5af431a1f1 584 * @addtogroup CMT_Register_Masks CMT Register Masks
gustavatmel 1:9c5af431a1f1 585 * @{
gustavatmel 1:9c5af431a1f1 586 */
gustavatmel 1:9c5af431a1f1 587
gustavatmel 1:9c5af431a1f1 588 /* CGH1 Bit Fields */
gustavatmel 1:9c5af431a1f1 589 #define CMT_CGH1_PH_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 590 #define CMT_CGH1_PH_SHIFT 0
gustavatmel 1:9c5af431a1f1 591 #define CMT_CGH1_PH(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGH1_PH_SHIFT))&CMT_CGH1_PH_MASK)
gustavatmel 1:9c5af431a1f1 592 /* CGL1 Bit Fields */
gustavatmel 1:9c5af431a1f1 593 #define CMT_CGL1_PL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 594 #define CMT_CGL1_PL_SHIFT 0
gustavatmel 1:9c5af431a1f1 595 #define CMT_CGL1_PL(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGL1_PL_SHIFT))&CMT_CGL1_PL_MASK)
gustavatmel 1:9c5af431a1f1 596 /* CGH2 Bit Fields */
gustavatmel 1:9c5af431a1f1 597 #define CMT_CGH2_SH_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 598 #define CMT_CGH2_SH_SHIFT 0
gustavatmel 1:9c5af431a1f1 599 #define CMT_CGH2_SH(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGH2_SH_SHIFT))&CMT_CGH2_SH_MASK)
gustavatmel 1:9c5af431a1f1 600 /* CGL2 Bit Fields */
gustavatmel 1:9c5af431a1f1 601 #define CMT_CGL2_SL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 602 #define CMT_CGL2_SL_SHIFT 0
gustavatmel 1:9c5af431a1f1 603 #define CMT_CGL2_SL(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGL2_SL_SHIFT))&CMT_CGL2_SL_MASK)
gustavatmel 1:9c5af431a1f1 604 /* OC Bit Fields */
gustavatmel 1:9c5af431a1f1 605 #define CMT_OC_IROPEN_MASK 0x20u
gustavatmel 1:9c5af431a1f1 606 #define CMT_OC_IROPEN_SHIFT 5
gustavatmel 1:9c5af431a1f1 607 #define CMT_OC_CMTPOL_MASK 0x40u
gustavatmel 1:9c5af431a1f1 608 #define CMT_OC_CMTPOL_SHIFT 6
gustavatmel 1:9c5af431a1f1 609 #define CMT_OC_IROL_MASK 0x80u
gustavatmel 1:9c5af431a1f1 610 #define CMT_OC_IROL_SHIFT 7
gustavatmel 1:9c5af431a1f1 611 /* MSC Bit Fields */
gustavatmel 1:9c5af431a1f1 612 #define CMT_MSC_MCGEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 613 #define CMT_MSC_MCGEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 614 #define CMT_MSC_EOCIE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 615 #define CMT_MSC_EOCIE_SHIFT 1
gustavatmel 1:9c5af431a1f1 616 #define CMT_MSC_FSK_MASK 0x4u
gustavatmel 1:9c5af431a1f1 617 #define CMT_MSC_FSK_SHIFT 2
gustavatmel 1:9c5af431a1f1 618 #define CMT_MSC_BASE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 619 #define CMT_MSC_BASE_SHIFT 3
gustavatmel 1:9c5af431a1f1 620 #define CMT_MSC_EXSPC_MASK 0x10u
gustavatmel 1:9c5af431a1f1 621 #define CMT_MSC_EXSPC_SHIFT 4
gustavatmel 1:9c5af431a1f1 622 #define CMT_MSC_CMTDIV_MASK 0x60u
gustavatmel 1:9c5af431a1f1 623 #define CMT_MSC_CMTDIV_SHIFT 5
gustavatmel 1:9c5af431a1f1 624 #define CMT_MSC_CMTDIV(x) (((uint8_t)(((uint8_t)(x))<<CMT_MSC_CMTDIV_SHIFT))&CMT_MSC_CMTDIV_MASK)
gustavatmel 1:9c5af431a1f1 625 #define CMT_MSC_EOCF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 626 #define CMT_MSC_EOCF_SHIFT 7
gustavatmel 1:9c5af431a1f1 627 /* CMD1 Bit Fields */
gustavatmel 1:9c5af431a1f1 628 #define CMT_CMD1_MB_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 629 #define CMT_CMD1_MB_SHIFT 0
gustavatmel 1:9c5af431a1f1 630 #define CMT_CMD1_MB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD1_MB_SHIFT))&CMT_CMD1_MB_MASK)
gustavatmel 1:9c5af431a1f1 631 /* CMD2 Bit Fields */
gustavatmel 1:9c5af431a1f1 632 #define CMT_CMD2_MB_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 633 #define CMT_CMD2_MB_SHIFT 0
gustavatmel 1:9c5af431a1f1 634 #define CMT_CMD2_MB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD2_MB_SHIFT))&CMT_CMD2_MB_MASK)
gustavatmel 1:9c5af431a1f1 635 /* CMD3 Bit Fields */
gustavatmel 1:9c5af431a1f1 636 #define CMT_CMD3_SB_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 637 #define CMT_CMD3_SB_SHIFT 0
gustavatmel 1:9c5af431a1f1 638 #define CMT_CMD3_SB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD3_SB_SHIFT))&CMT_CMD3_SB_MASK)
gustavatmel 1:9c5af431a1f1 639 /* CMD4 Bit Fields */
gustavatmel 1:9c5af431a1f1 640 #define CMT_CMD4_SB_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 641 #define CMT_CMD4_SB_SHIFT 0
gustavatmel 1:9c5af431a1f1 642 #define CMT_CMD4_SB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD4_SB_SHIFT))&CMT_CMD4_SB_MASK)
gustavatmel 1:9c5af431a1f1 643 /* PPS Bit Fields */
gustavatmel 1:9c5af431a1f1 644 #define CMT_PPS_PPSDIV_MASK 0xFu
gustavatmel 1:9c5af431a1f1 645 #define CMT_PPS_PPSDIV_SHIFT 0
gustavatmel 1:9c5af431a1f1 646 #define CMT_PPS_PPSDIV(x) (((uint8_t)(((uint8_t)(x))<<CMT_PPS_PPSDIV_SHIFT))&CMT_PPS_PPSDIV_MASK)
gustavatmel 1:9c5af431a1f1 647 /* DMA Bit Fields */
gustavatmel 1:9c5af431a1f1 648 #define CMT_DMA_DMA_MASK 0x1u
gustavatmel 1:9c5af431a1f1 649 #define CMT_DMA_DMA_SHIFT 0
gustavatmel 1:9c5af431a1f1 650
gustavatmel 1:9c5af431a1f1 651 /**
gustavatmel 1:9c5af431a1f1 652 * @}
gustavatmel 1:9c5af431a1f1 653 */ /* end of group CMT_Register_Masks */
gustavatmel 1:9c5af431a1f1 654
gustavatmel 1:9c5af431a1f1 655
gustavatmel 1:9c5af431a1f1 656 /* CMT - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 657 /** Peripheral CMT base address */
gustavatmel 1:9c5af431a1f1 658 #define CMT_BASE (0x40062000u)
gustavatmel 1:9c5af431a1f1 659 /** Peripheral CMT base pointer */
gustavatmel 1:9c5af431a1f1 660 #define CMT ((CMT_Type *)CMT_BASE)
gustavatmel 1:9c5af431a1f1 661
gustavatmel 1:9c5af431a1f1 662 /**
gustavatmel 1:9c5af431a1f1 663 * @}
gustavatmel 1:9c5af431a1f1 664 */ /* end of group CMT_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 665
gustavatmel 1:9c5af431a1f1 666
gustavatmel 1:9c5af431a1f1 667 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 668 -- CRC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 669 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 670
gustavatmel 1:9c5af431a1f1 671 /**
gustavatmel 1:9c5af431a1f1 672 * @addtogroup CRC_Peripheral_Access_Layer CRC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 673 * @{
gustavatmel 1:9c5af431a1f1 674 */
gustavatmel 1:9c5af431a1f1 675
gustavatmel 1:9c5af431a1f1 676 /** CRC - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 677 typedef struct {
gustavatmel 1:9c5af431a1f1 678 union { /* offset: 0x0 */
gustavatmel 1:9c5af431a1f1 679 struct { /* offset: 0x0 */
gustavatmel 1:9c5af431a1f1 680 __IO uint16_t CRCL; /**< CRC_CRCL register., offset: 0x0 */
gustavatmel 1:9c5af431a1f1 681 __IO uint16_t CRCH; /**< CRC_CRCH register., offset: 0x2 */
gustavatmel 1:9c5af431a1f1 682 } ACCESS16BIT;
gustavatmel 1:9c5af431a1f1 683 __IO uint32_t CRC; /**< CRC Data Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 684 struct { /* offset: 0x0 */
gustavatmel 1:9c5af431a1f1 685 __IO uint8_t CRCLL; /**< CRC_CRCLL register., offset: 0x0 */
gustavatmel 1:9c5af431a1f1 686 __IO uint8_t CRCLU; /**< CRC_CRCLU register., offset: 0x1 */
gustavatmel 1:9c5af431a1f1 687 __IO uint8_t CRCHL; /**< CRC_CRCHL register., offset: 0x2 */
gustavatmel 1:9c5af431a1f1 688 __IO uint8_t CRCHU; /**< CRC_CRCHU register., offset: 0x3 */
gustavatmel 1:9c5af431a1f1 689 } ACCESS8BIT;
gustavatmel 1:9c5af431a1f1 690 };
gustavatmel 1:9c5af431a1f1 691 union { /* offset: 0x4 */
gustavatmel 1:9c5af431a1f1 692 struct { /* offset: 0x4 */
gustavatmel 1:9c5af431a1f1 693 __IO uint16_t GPOLYL; /**< CRC_GPOLYL register., offset: 0x4 */
gustavatmel 1:9c5af431a1f1 694 __IO uint16_t GPOLYH; /**< CRC_GPOLYH register., offset: 0x6 */
gustavatmel 1:9c5af431a1f1 695 } GPOLY_ACCESS16BIT;
gustavatmel 1:9c5af431a1f1 696 __IO uint32_t GPOLY; /**< CRC Polynomial Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 697 struct { /* offset: 0x4 */
gustavatmel 1:9c5af431a1f1 698 __IO uint8_t GPOLYLL; /**< CRC_GPOLYLL register., offset: 0x4 */
gustavatmel 1:9c5af431a1f1 699 __IO uint8_t GPOLYLU; /**< CRC_GPOLYLU register., offset: 0x5 */
gustavatmel 1:9c5af431a1f1 700 __IO uint8_t GPOLYHL; /**< CRC_GPOLYHL register., offset: 0x6 */
gustavatmel 1:9c5af431a1f1 701 __IO uint8_t GPOLYHU; /**< CRC_GPOLYHU register., offset: 0x7 */
gustavatmel 1:9c5af431a1f1 702 } GPOLY_ACCESS8BIT;
gustavatmel 1:9c5af431a1f1 703 };
gustavatmel 1:9c5af431a1f1 704 union { /* offset: 0x8 */
gustavatmel 1:9c5af431a1f1 705 __IO uint32_t CTRL; /**< CRC Control Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 706 struct { /* offset: 0x8 */
gustavatmel 1:9c5af431a1f1 707 uint8_t RESERVED_0[3];
gustavatmel 1:9c5af431a1f1 708 __IO uint8_t CTRLHU; /**< CRC_CTRLHU register., offset: 0xB */
gustavatmel 1:9c5af431a1f1 709 } CTRL_ACCESS8BIT;
gustavatmel 1:9c5af431a1f1 710 };
gustavatmel 1:9c5af431a1f1 711 } CRC_Type;
gustavatmel 1:9c5af431a1f1 712
gustavatmel 1:9c5af431a1f1 713 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 714 -- CRC Register Masks
gustavatmel 1:9c5af431a1f1 715 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 716
gustavatmel 1:9c5af431a1f1 717 /**
gustavatmel 1:9c5af431a1f1 718 * @addtogroup CRC_Register_Masks CRC Register Masks
gustavatmel 1:9c5af431a1f1 719 * @{
gustavatmel 1:9c5af431a1f1 720 */
gustavatmel 1:9c5af431a1f1 721
gustavatmel 1:9c5af431a1f1 722 /* CRCL Bit Fields */
gustavatmel 1:9c5af431a1f1 723 #define CRC_CRCL_CRCL_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 724 #define CRC_CRCL_CRCL_SHIFT 0
gustavatmel 1:9c5af431a1f1 725 #define CRC_CRCL_CRCL(x) (((uint16_t)(((uint16_t)(x))<<CRC_CRCL_CRCL_SHIFT))&CRC_CRCL_CRCL_MASK)
gustavatmel 1:9c5af431a1f1 726 /* CRCH Bit Fields */
gustavatmel 1:9c5af431a1f1 727 #define CRC_CRCH_CRCH_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 728 #define CRC_CRCH_CRCH_SHIFT 0
gustavatmel 1:9c5af431a1f1 729 #define CRC_CRCH_CRCH(x) (((uint16_t)(((uint16_t)(x))<<CRC_CRCH_CRCH_SHIFT))&CRC_CRCH_CRCH_MASK)
gustavatmel 1:9c5af431a1f1 730 /* CRC Bit Fields */
gustavatmel 1:9c5af431a1f1 731 #define CRC_CRC_LL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 732 #define CRC_CRC_LL_SHIFT 0
gustavatmel 1:9c5af431a1f1 733 #define CRC_CRC_LL(x) (((uint32_t)(((uint32_t)(x))<<CRC_CRC_LL_SHIFT))&CRC_CRC_LL_MASK)
gustavatmel 1:9c5af431a1f1 734 #define CRC_CRC_LU_MASK 0xFF00u
gustavatmel 1:9c5af431a1f1 735 #define CRC_CRC_LU_SHIFT 8
gustavatmel 1:9c5af431a1f1 736 #define CRC_CRC_LU(x) (((uint32_t)(((uint32_t)(x))<<CRC_CRC_LU_SHIFT))&CRC_CRC_LU_MASK)
gustavatmel 1:9c5af431a1f1 737 #define CRC_CRC_HL_MASK 0xFF0000u
gustavatmel 1:9c5af431a1f1 738 #define CRC_CRC_HL_SHIFT 16
gustavatmel 1:9c5af431a1f1 739 #define CRC_CRC_HL(x) (((uint32_t)(((uint32_t)(x))<<CRC_CRC_HL_SHIFT))&CRC_CRC_HL_MASK)
gustavatmel 1:9c5af431a1f1 740 #define CRC_CRC_HU_MASK 0xFF000000u
gustavatmel 1:9c5af431a1f1 741 #define CRC_CRC_HU_SHIFT 24
gustavatmel 1:9c5af431a1f1 742 #define CRC_CRC_HU(x) (((uint32_t)(((uint32_t)(x))<<CRC_CRC_HU_SHIFT))&CRC_CRC_HU_MASK)
gustavatmel 1:9c5af431a1f1 743 /* CRCLL Bit Fields */
gustavatmel 1:9c5af431a1f1 744 #define CRC_CRCLL_CRCLL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 745 #define CRC_CRCLL_CRCLL_SHIFT 0
gustavatmel 1:9c5af431a1f1 746 #define CRC_CRCLL_CRCLL(x) (((uint8_t)(((uint8_t)(x))<<CRC_CRCLL_CRCLL_SHIFT))&CRC_CRCLL_CRCLL_MASK)
gustavatmel 1:9c5af431a1f1 747 /* CRCLU Bit Fields */
gustavatmel 1:9c5af431a1f1 748 #define CRC_CRCLU_CRCLU_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 749 #define CRC_CRCLU_CRCLU_SHIFT 0
gustavatmel 1:9c5af431a1f1 750 #define CRC_CRCLU_CRCLU(x) (((uint8_t)(((uint8_t)(x))<<CRC_CRCLU_CRCLU_SHIFT))&CRC_CRCLU_CRCLU_MASK)
gustavatmel 1:9c5af431a1f1 751 /* CRCHL Bit Fields */
gustavatmel 1:9c5af431a1f1 752 #define CRC_CRCHL_CRCHL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 753 #define CRC_CRCHL_CRCHL_SHIFT 0
gustavatmel 1:9c5af431a1f1 754 #define CRC_CRCHL_CRCHL(x) (((uint8_t)(((uint8_t)(x))<<CRC_CRCHL_CRCHL_SHIFT))&CRC_CRCHL_CRCHL_MASK)
gustavatmel 1:9c5af431a1f1 755 /* CRCHU Bit Fields */
gustavatmel 1:9c5af431a1f1 756 #define CRC_CRCHU_CRCHU_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 757 #define CRC_CRCHU_CRCHU_SHIFT 0
gustavatmel 1:9c5af431a1f1 758 #define CRC_CRCHU_CRCHU(x) (((uint8_t)(((uint8_t)(x))<<CRC_CRCHU_CRCHU_SHIFT))&CRC_CRCHU_CRCHU_MASK)
gustavatmel 1:9c5af431a1f1 759 /* GPOLYL Bit Fields */
gustavatmel 1:9c5af431a1f1 760 #define CRC_GPOLYL_GPOLYL_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 761 #define CRC_GPOLYL_GPOLYL_SHIFT 0
gustavatmel 1:9c5af431a1f1 762 #define CRC_GPOLYL_GPOLYL(x) (((uint16_t)(((uint16_t)(x))<<CRC_GPOLYL_GPOLYL_SHIFT))&CRC_GPOLYL_GPOLYL_MASK)
gustavatmel 1:9c5af431a1f1 763 /* GPOLYH Bit Fields */
gustavatmel 1:9c5af431a1f1 764 #define CRC_GPOLYH_GPOLYH_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 765 #define CRC_GPOLYH_GPOLYH_SHIFT 0
gustavatmel 1:9c5af431a1f1 766 #define CRC_GPOLYH_GPOLYH(x) (((uint16_t)(((uint16_t)(x))<<CRC_GPOLYH_GPOLYH_SHIFT))&CRC_GPOLYH_GPOLYH_MASK)
gustavatmel 1:9c5af431a1f1 767 /* GPOLY Bit Fields */
gustavatmel 1:9c5af431a1f1 768 #define CRC_GPOLY_LOW_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 769 #define CRC_GPOLY_LOW_SHIFT 0
gustavatmel 1:9c5af431a1f1 770 #define CRC_GPOLY_LOW(x) (((uint32_t)(((uint32_t)(x))<<CRC_GPOLY_LOW_SHIFT))&CRC_GPOLY_LOW_MASK)
gustavatmel 1:9c5af431a1f1 771 #define CRC_GPOLY_HIGH_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 772 #define CRC_GPOLY_HIGH_SHIFT 16
gustavatmel 1:9c5af431a1f1 773 #define CRC_GPOLY_HIGH(x) (((uint32_t)(((uint32_t)(x))<<CRC_GPOLY_HIGH_SHIFT))&CRC_GPOLY_HIGH_MASK)
gustavatmel 1:9c5af431a1f1 774 /* GPOLYLL Bit Fields */
gustavatmel 1:9c5af431a1f1 775 #define CRC_GPOLYLL_GPOLYLL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 776 #define CRC_GPOLYLL_GPOLYLL_SHIFT 0
gustavatmel 1:9c5af431a1f1 777 #define CRC_GPOLYLL_GPOLYLL(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYLL_GPOLYLL_SHIFT))&CRC_GPOLYLL_GPOLYLL_MASK)
gustavatmel 1:9c5af431a1f1 778 /* GPOLYLU Bit Fields */
gustavatmel 1:9c5af431a1f1 779 #define CRC_GPOLYLU_GPOLYLU_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 780 #define CRC_GPOLYLU_GPOLYLU_SHIFT 0
gustavatmel 1:9c5af431a1f1 781 #define CRC_GPOLYLU_GPOLYLU(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYLU_GPOLYLU_SHIFT))&CRC_GPOLYLU_GPOLYLU_MASK)
gustavatmel 1:9c5af431a1f1 782 /* GPOLYHL Bit Fields */
gustavatmel 1:9c5af431a1f1 783 #define CRC_GPOLYHL_GPOLYHL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 784 #define CRC_GPOLYHL_GPOLYHL_SHIFT 0
gustavatmel 1:9c5af431a1f1 785 #define CRC_GPOLYHL_GPOLYHL(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYHL_GPOLYHL_SHIFT))&CRC_GPOLYHL_GPOLYHL_MASK)
gustavatmel 1:9c5af431a1f1 786 /* GPOLYHU Bit Fields */
gustavatmel 1:9c5af431a1f1 787 #define CRC_GPOLYHU_GPOLYHU_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 788 #define CRC_GPOLYHU_GPOLYHU_SHIFT 0
gustavatmel 1:9c5af431a1f1 789 #define CRC_GPOLYHU_GPOLYHU(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYHU_GPOLYHU_SHIFT))&CRC_GPOLYHU_GPOLYHU_MASK)
gustavatmel 1:9c5af431a1f1 790 /* CTRL Bit Fields */
gustavatmel 1:9c5af431a1f1 791 #define CRC_CTRL_TCRC_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 792 #define CRC_CTRL_TCRC_SHIFT 24
gustavatmel 1:9c5af431a1f1 793 #define CRC_CTRL_WAS_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 794 #define CRC_CTRL_WAS_SHIFT 25
gustavatmel 1:9c5af431a1f1 795 #define CRC_CTRL_FXOR_MASK 0x4000000u
gustavatmel 1:9c5af431a1f1 796 #define CRC_CTRL_FXOR_SHIFT 26
gustavatmel 1:9c5af431a1f1 797 #define CRC_CTRL_TOTR_MASK 0x30000000u
gustavatmel 1:9c5af431a1f1 798 #define CRC_CTRL_TOTR_SHIFT 28
gustavatmel 1:9c5af431a1f1 799 #define CRC_CTRL_TOTR(x) (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_TOTR_SHIFT))&CRC_CTRL_TOTR_MASK)
gustavatmel 1:9c5af431a1f1 800 #define CRC_CTRL_TOT_MASK 0xC0000000u
gustavatmel 1:9c5af431a1f1 801 #define CRC_CTRL_TOT_SHIFT 30
gustavatmel 1:9c5af431a1f1 802 #define CRC_CTRL_TOT(x) (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_TOT_SHIFT))&CRC_CTRL_TOT_MASK)
gustavatmel 1:9c5af431a1f1 803 /* CTRLHU Bit Fields */
gustavatmel 1:9c5af431a1f1 804 #define CRC_CTRLHU_TCRC_MASK 0x1u
gustavatmel 1:9c5af431a1f1 805 #define CRC_CTRLHU_TCRC_SHIFT 0
gustavatmel 1:9c5af431a1f1 806 #define CRC_CTRLHU_WAS_MASK 0x2u
gustavatmel 1:9c5af431a1f1 807 #define CRC_CTRLHU_WAS_SHIFT 1
gustavatmel 1:9c5af431a1f1 808 #define CRC_CTRLHU_FXOR_MASK 0x4u
gustavatmel 1:9c5af431a1f1 809 #define CRC_CTRLHU_FXOR_SHIFT 2
gustavatmel 1:9c5af431a1f1 810 #define CRC_CTRLHU_TOTR_MASK 0x30u
gustavatmel 1:9c5af431a1f1 811 #define CRC_CTRLHU_TOTR_SHIFT 4
gustavatmel 1:9c5af431a1f1 812 #define CRC_CTRLHU_TOTR(x) (((uint8_t)(((uint8_t)(x))<<CRC_CTRLHU_TOTR_SHIFT))&CRC_CTRLHU_TOTR_MASK)
gustavatmel 1:9c5af431a1f1 813 #define CRC_CTRLHU_TOT_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 814 #define CRC_CTRLHU_TOT_SHIFT 6
gustavatmel 1:9c5af431a1f1 815 #define CRC_CTRLHU_TOT(x) (((uint8_t)(((uint8_t)(x))<<CRC_CTRLHU_TOT_SHIFT))&CRC_CTRLHU_TOT_MASK)
gustavatmel 1:9c5af431a1f1 816
gustavatmel 1:9c5af431a1f1 817 /**
gustavatmel 1:9c5af431a1f1 818 * @}
gustavatmel 1:9c5af431a1f1 819 */ /* end of group CRC_Register_Masks */
gustavatmel 1:9c5af431a1f1 820
gustavatmel 1:9c5af431a1f1 821
gustavatmel 1:9c5af431a1f1 822 /* CRC - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 823 /** Peripheral CRC base address */
gustavatmel 1:9c5af431a1f1 824 #define CRC_BASE (0x40032000u)
gustavatmel 1:9c5af431a1f1 825 /** Peripheral CRC base pointer */
gustavatmel 1:9c5af431a1f1 826 #define CRC0 ((CRC_Type *)CRC_BASE)
gustavatmel 1:9c5af431a1f1 827
gustavatmel 1:9c5af431a1f1 828 /**
gustavatmel 1:9c5af431a1f1 829 * @}
gustavatmel 1:9c5af431a1f1 830 */ /* end of group CRC_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 831
gustavatmel 1:9c5af431a1f1 832
gustavatmel 1:9c5af431a1f1 833 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 834 -- DAC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 835 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 836
gustavatmel 1:9c5af431a1f1 837 /**
gustavatmel 1:9c5af431a1f1 838 * @addtogroup DAC_Peripheral_Access_Layer DAC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 839 * @{
gustavatmel 1:9c5af431a1f1 840 */
gustavatmel 1:9c5af431a1f1 841
gustavatmel 1:9c5af431a1f1 842 /** DAC - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 843 typedef struct {
gustavatmel 1:9c5af431a1f1 844 struct { /* offset: 0x0, array step: 0x2 */
gustavatmel 1:9c5af431a1f1 845 __IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
gustavatmel 1:9c5af431a1f1 846 __IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
gustavatmel 1:9c5af431a1f1 847 } DAT[16];
gustavatmel 1:9c5af431a1f1 848 __IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
gustavatmel 1:9c5af431a1f1 849 __IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
gustavatmel 1:9c5af431a1f1 850 __IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
gustavatmel 1:9c5af431a1f1 851 __IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
gustavatmel 1:9c5af431a1f1 852 } DAC_Type, *DAC_MemMapPtr;
gustavatmel 1:9c5af431a1f1 853
gustavatmel 1:9c5af431a1f1 854 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 855 -- DAC Register Masks
gustavatmel 1:9c5af431a1f1 856 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 857
gustavatmel 1:9c5af431a1f1 858 /**
gustavatmel 1:9c5af431a1f1 859 * @addtogroup DAC_Register_Masks DAC Register Masks
gustavatmel 1:9c5af431a1f1 860 * @{
gustavatmel 1:9c5af431a1f1 861 */
gustavatmel 1:9c5af431a1f1 862
gustavatmel 1:9c5af431a1f1 863 /* DATL Bit Fields */
gustavatmel 1:9c5af431a1f1 864 #define DAC_DATL_DATA0_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 865 #define DAC_DATL_DATA0_SHIFT 0
gustavatmel 1:9c5af431a1f1 866 #define DAC_DATL_DATA0(x) (((uint8_t)(((uint8_t)(x))<<DAC_DATL_DATA0_SHIFT))&DAC_DATL_DATA0_MASK)
gustavatmel 1:9c5af431a1f1 867 /* DATH Bit Fields */
gustavatmel 1:9c5af431a1f1 868 #define DAC_DATH_DATA1_MASK 0xFu
gustavatmel 1:9c5af431a1f1 869 #define DAC_DATH_DATA1_SHIFT 0
gustavatmel 1:9c5af431a1f1 870 #define DAC_DATH_DATA1(x) (((uint8_t)(((uint8_t)(x))<<DAC_DATH_DATA1_SHIFT))&DAC_DATH_DATA1_MASK)
gustavatmel 1:9c5af431a1f1 871 /* SR Bit Fields */
gustavatmel 1:9c5af431a1f1 872 #define DAC_SR_DACBFRPBF_MASK 0x1u
gustavatmel 1:9c5af431a1f1 873 #define DAC_SR_DACBFRPBF_SHIFT 0
gustavatmel 1:9c5af431a1f1 874 #define DAC_SR_DACBFRPTF_MASK 0x2u
gustavatmel 1:9c5af431a1f1 875 #define DAC_SR_DACBFRPTF_SHIFT 1
gustavatmel 1:9c5af431a1f1 876 #define DAC_SR_DACBFWMF_MASK 0x4u
gustavatmel 1:9c5af431a1f1 877 #define DAC_SR_DACBFWMF_SHIFT 2
gustavatmel 1:9c5af431a1f1 878 /* C0 Bit Fields */
gustavatmel 1:9c5af431a1f1 879 #define DAC_C0_DACBBIEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 880 #define DAC_C0_DACBBIEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 881 #define DAC_C0_DACBTIEN_MASK 0x2u
gustavatmel 1:9c5af431a1f1 882 #define DAC_C0_DACBTIEN_SHIFT 1
gustavatmel 1:9c5af431a1f1 883 #define DAC_C0_DACBWIEN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 884 #define DAC_C0_DACBWIEN_SHIFT 2
gustavatmel 1:9c5af431a1f1 885 #define DAC_C0_LPEN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 886 #define DAC_C0_LPEN_SHIFT 3
gustavatmel 1:9c5af431a1f1 887 #define DAC_C0_DACSWTRG_MASK 0x10u
gustavatmel 1:9c5af431a1f1 888 #define DAC_C0_DACSWTRG_SHIFT 4
gustavatmel 1:9c5af431a1f1 889 #define DAC_C0_DACTRGSEL_MASK 0x20u
gustavatmel 1:9c5af431a1f1 890 #define DAC_C0_DACTRGSEL_SHIFT 5
gustavatmel 1:9c5af431a1f1 891 #define DAC_C0_DACRFS_MASK 0x40u
gustavatmel 1:9c5af431a1f1 892 #define DAC_C0_DACRFS_SHIFT 6
gustavatmel 1:9c5af431a1f1 893 #define DAC_C0_DACEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 894 #define DAC_C0_DACEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 895 /* C1 Bit Fields */
gustavatmel 1:9c5af431a1f1 896 #define DAC_C1_DACBFEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 897 #define DAC_C1_DACBFEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 898 #define DAC_C1_DACBFMD_MASK 0x6u
gustavatmel 1:9c5af431a1f1 899 #define DAC_C1_DACBFMD_SHIFT 1
gustavatmel 1:9c5af431a1f1 900 #define DAC_C1_DACBFMD(x) (((uint8_t)(((uint8_t)(x))<<DAC_C1_DACBFMD_SHIFT))&DAC_C1_DACBFMD_MASK)
gustavatmel 1:9c5af431a1f1 901 #define DAC_C1_DACBFWM_MASK 0x18u
gustavatmel 1:9c5af431a1f1 902 #define DAC_C1_DACBFWM_SHIFT 3
gustavatmel 1:9c5af431a1f1 903 #define DAC_C1_DACBFWM(x) (((uint8_t)(((uint8_t)(x))<<DAC_C1_DACBFWM_SHIFT))&DAC_C1_DACBFWM_MASK)
gustavatmel 1:9c5af431a1f1 904 #define DAC_C1_DMAEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 905 #define DAC_C1_DMAEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 906 /* C2 Bit Fields */
gustavatmel 1:9c5af431a1f1 907 #define DAC_C2_DACBFUP_MASK 0xFu
gustavatmel 1:9c5af431a1f1 908 #define DAC_C2_DACBFUP_SHIFT 0
gustavatmel 1:9c5af431a1f1 909 #define DAC_C2_DACBFUP(x) (((uint8_t)(((uint8_t)(x))<<DAC_C2_DACBFUP_SHIFT))&DAC_C2_DACBFUP_MASK)
gustavatmel 1:9c5af431a1f1 910 #define DAC_C2_DACBFRP_MASK 0xF0u
gustavatmel 1:9c5af431a1f1 911 #define DAC_C2_DACBFRP_SHIFT 4
gustavatmel 1:9c5af431a1f1 912 #define DAC_C2_DACBFRP(x) (((uint8_t)(((uint8_t)(x))<<DAC_C2_DACBFRP_SHIFT))&DAC_C2_DACBFRP_MASK)
gustavatmel 1:9c5af431a1f1 913
gustavatmel 1:9c5af431a1f1 914 /**
gustavatmel 1:9c5af431a1f1 915 * @}
gustavatmel 1:9c5af431a1f1 916 */ /* end of group DAC_Register_Masks */
gustavatmel 1:9c5af431a1f1 917
gustavatmel 1:9c5af431a1f1 918
gustavatmel 1:9c5af431a1f1 919 /* DAC - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 920 /** Peripheral DAC0 base address */
gustavatmel 1:9c5af431a1f1 921 #define DAC0_BASE (0x400CC000u)
gustavatmel 1:9c5af431a1f1 922 /** Peripheral DAC0 base pointer */
gustavatmel 1:9c5af431a1f1 923 #define DAC0 ((DAC_Type *)DAC0_BASE)
gustavatmel 1:9c5af431a1f1 924 /** Array initializer of DAC peripheral base pointers */
gustavatmel 1:9c5af431a1f1 925 #define DAC_BASES { DAC0 }
gustavatmel 1:9c5af431a1f1 926
gustavatmel 1:9c5af431a1f1 927 /**
gustavatmel 1:9c5af431a1f1 928 * @}
gustavatmel 1:9c5af431a1f1 929 */ /* end of group DAC_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 930
gustavatmel 1:9c5af431a1f1 931
gustavatmel 1:9c5af431a1f1 932 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 933 -- DMA Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 934 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 935
gustavatmel 1:9c5af431a1f1 936 /**
gustavatmel 1:9c5af431a1f1 937 * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 938 * @{
gustavatmel 1:9c5af431a1f1 939 */
gustavatmel 1:9c5af431a1f1 940
gustavatmel 1:9c5af431a1f1 941 /** DMA - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 942 typedef struct {
gustavatmel 1:9c5af431a1f1 943 __IO uint32_t CR; /**< Control Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 944 __I uint32_t ES; /**< Error Status Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 945 uint8_t RESERVED_0[4];
gustavatmel 1:9c5af431a1f1 946 __IO uint32_t ERQ; /**< Enable Request Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 947 uint8_t RESERVED_1[4];
gustavatmel 1:9c5af431a1f1 948 __IO uint32_t EEI; /**< Enable Error Interrupt Register, offset: 0x14 */
gustavatmel 1:9c5af431a1f1 949 __O uint8_t CEEI; /**< Clear Enable Error Interrupt Register, offset: 0x18 */
gustavatmel 1:9c5af431a1f1 950 __O uint8_t SEEI; /**< Set Enable Error Interrupt Register, offset: 0x19 */
gustavatmel 1:9c5af431a1f1 951 __O uint8_t CERQ; /**< Clear Enable Request Register, offset: 0x1A */
gustavatmel 1:9c5af431a1f1 952 __O uint8_t SERQ; /**< Set Enable Request Register, offset: 0x1B */
gustavatmel 1:9c5af431a1f1 953 __O uint8_t CDNE; /**< Clear DONE Status Bit Register, offset: 0x1C */
gustavatmel 1:9c5af431a1f1 954 __O uint8_t SSRT; /**< Set START Bit Register, offset: 0x1D */
gustavatmel 1:9c5af431a1f1 955 __O uint8_t CERR; /**< Clear Error Register, offset: 0x1E */
gustavatmel 1:9c5af431a1f1 956 __O uint8_t CINT; /**< Clear Interrupt Request Register, offset: 0x1F */
gustavatmel 1:9c5af431a1f1 957 uint8_t RESERVED_2[4];
gustavatmel 1:9c5af431a1f1 958 __IO uint32_t INT; /**< Interrupt Request Register, offset: 0x24 */
gustavatmel 1:9c5af431a1f1 959 uint8_t RESERVED_3[4];
gustavatmel 1:9c5af431a1f1 960 __IO uint32_t ERR; /**< Error Register, offset: 0x2C */
gustavatmel 1:9c5af431a1f1 961 uint8_t RESERVED_4[4];
gustavatmel 1:9c5af431a1f1 962 __IO uint32_t HRS; /**< Hardware Request Status Register, offset: 0x34 */
gustavatmel 1:9c5af431a1f1 963 uint8_t RESERVED_5[200];
gustavatmel 1:9c5af431a1f1 964 __IO uint8_t DCHPRI3; /**< Channel n Priority Register, offset: 0x100 */
gustavatmel 1:9c5af431a1f1 965 __IO uint8_t DCHPRI2; /**< Channel n Priority Register, offset: 0x101 */
gustavatmel 1:9c5af431a1f1 966 __IO uint8_t DCHPRI1; /**< Channel n Priority Register, offset: 0x102 */
gustavatmel 1:9c5af431a1f1 967 __IO uint8_t DCHPRI0; /**< Channel n Priority Register, offset: 0x103 */
gustavatmel 1:9c5af431a1f1 968 uint8_t RESERVED_6[3836];
gustavatmel 1:9c5af431a1f1 969 struct { /* offset: 0x1000, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 970 __IO uint32_t SADDR; /**< TCD Source Address, array offset: 0x1000, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 971 __IO uint16_t SOFF; /**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 972 __IO uint16_t ATTR; /**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 973 union { /* offset: 0x1008, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 974 __IO uint32_t NBYTES_MLNO; /**< TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 975 __IO uint32_t NBYTES_MLOFFNO; /**< TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 976 __IO uint32_t NBYTES_MLOFFYES; /**< TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 977 };
gustavatmel 1:9c5af431a1f1 978 __IO uint32_t SLAST; /**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 979 __IO uint32_t DADDR; /**< TCD Destination Address, array offset: 0x1010, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 980 __IO uint16_t DOFF; /**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 981 union { /* offset: 0x1016, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 982 __IO uint16_t CITER_ELINKNO; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 983 __IO uint16_t CITER_ELINKYES; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 984 };
gustavatmel 1:9c5af431a1f1 985 __IO uint32_t DLAST_SGA; /**< TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 986 __IO uint16_t CSR; /**< TCD Control and Status, array offset: 0x101C, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 987 union { /* offset: 0x101E, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 988 __IO uint16_t BITER_ELINKNO; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 989 __IO uint16_t BITER_ELINKYES; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 990 };
gustavatmel 1:9c5af431a1f1 991 } TCD[4];
gustavatmel 1:9c5af431a1f1 992 } DMA_Type;
gustavatmel 1:9c5af431a1f1 993
gustavatmel 1:9c5af431a1f1 994 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 995 -- DMA Register Masks
gustavatmel 1:9c5af431a1f1 996 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 997
gustavatmel 1:9c5af431a1f1 998 /**
gustavatmel 1:9c5af431a1f1 999 * @addtogroup DMA_Register_Masks DMA Register Masks
gustavatmel 1:9c5af431a1f1 1000 * @{
gustavatmel 1:9c5af431a1f1 1001 */
gustavatmel 1:9c5af431a1f1 1002
gustavatmel 1:9c5af431a1f1 1003 /* CR Bit Fields */
gustavatmel 1:9c5af431a1f1 1004 #define DMA_CR_EDBG_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1005 #define DMA_CR_EDBG_SHIFT 1
gustavatmel 1:9c5af431a1f1 1006 #define DMA_CR_ERCA_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1007 #define DMA_CR_ERCA_SHIFT 2
gustavatmel 1:9c5af431a1f1 1008 #define DMA_CR_HOE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1009 #define DMA_CR_HOE_SHIFT 4
gustavatmel 1:9c5af431a1f1 1010 #define DMA_CR_HALT_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1011 #define DMA_CR_HALT_SHIFT 5
gustavatmel 1:9c5af431a1f1 1012 #define DMA_CR_CLM_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1013 #define DMA_CR_CLM_SHIFT 6
gustavatmel 1:9c5af431a1f1 1014 #define DMA_CR_EMLM_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1015 #define DMA_CR_EMLM_SHIFT 7
gustavatmel 1:9c5af431a1f1 1016 #define DMA_CR_ECX_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 1017 #define DMA_CR_ECX_SHIFT 16
gustavatmel 1:9c5af431a1f1 1018 #define DMA_CR_CX_MASK 0x20000u
gustavatmel 1:9c5af431a1f1 1019 #define DMA_CR_CX_SHIFT 17
gustavatmel 1:9c5af431a1f1 1020 /* ES Bit Fields */
gustavatmel 1:9c5af431a1f1 1021 #define DMA_ES_DBE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1022 #define DMA_ES_DBE_SHIFT 0
gustavatmel 1:9c5af431a1f1 1023 #define DMA_ES_SBE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1024 #define DMA_ES_SBE_SHIFT 1
gustavatmel 1:9c5af431a1f1 1025 #define DMA_ES_SGE_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1026 #define DMA_ES_SGE_SHIFT 2
gustavatmel 1:9c5af431a1f1 1027 #define DMA_ES_NCE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1028 #define DMA_ES_NCE_SHIFT 3
gustavatmel 1:9c5af431a1f1 1029 #define DMA_ES_DOE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1030 #define DMA_ES_DOE_SHIFT 4
gustavatmel 1:9c5af431a1f1 1031 #define DMA_ES_DAE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1032 #define DMA_ES_DAE_SHIFT 5
gustavatmel 1:9c5af431a1f1 1033 #define DMA_ES_SOE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1034 #define DMA_ES_SOE_SHIFT 6
gustavatmel 1:9c5af431a1f1 1035 #define DMA_ES_SAE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1036 #define DMA_ES_SAE_SHIFT 7
gustavatmel 1:9c5af431a1f1 1037 #define DMA_ES_ERRCHN_MASK 0xF00u
gustavatmel 1:9c5af431a1f1 1038 #define DMA_ES_ERRCHN_SHIFT 8
gustavatmel 1:9c5af431a1f1 1039 #define DMA_ES_ERRCHN(x) (((uint32_t)(((uint32_t)(x))<<DMA_ES_ERRCHN_SHIFT))&DMA_ES_ERRCHN_MASK)
gustavatmel 1:9c5af431a1f1 1040 #define DMA_ES_CPE_MASK 0x4000u
gustavatmel 1:9c5af431a1f1 1041 #define DMA_ES_CPE_SHIFT 14
gustavatmel 1:9c5af431a1f1 1042 #define DMA_ES_ECX_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 1043 #define DMA_ES_ECX_SHIFT 16
gustavatmel 1:9c5af431a1f1 1044 #define DMA_ES_VLD_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 1045 #define DMA_ES_VLD_SHIFT 31
gustavatmel 1:9c5af431a1f1 1046 /* ERQ Bit Fields */
gustavatmel 1:9c5af431a1f1 1047 #define DMA_ERQ_ERQ0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1048 #define DMA_ERQ_ERQ0_SHIFT 0
gustavatmel 1:9c5af431a1f1 1049 #define DMA_ERQ_ERQ1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1050 #define DMA_ERQ_ERQ1_SHIFT 1
gustavatmel 1:9c5af431a1f1 1051 #define DMA_ERQ_ERQ2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1052 #define DMA_ERQ_ERQ2_SHIFT 2
gustavatmel 1:9c5af431a1f1 1053 #define DMA_ERQ_ERQ3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1054 #define DMA_ERQ_ERQ3_SHIFT 3
gustavatmel 1:9c5af431a1f1 1055 /* EEI Bit Fields */
gustavatmel 1:9c5af431a1f1 1056 #define DMA_EEI_EEI0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1057 #define DMA_EEI_EEI0_SHIFT 0
gustavatmel 1:9c5af431a1f1 1058 #define DMA_EEI_EEI1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1059 #define DMA_EEI_EEI1_SHIFT 1
gustavatmel 1:9c5af431a1f1 1060 #define DMA_EEI_EEI2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1061 #define DMA_EEI_EEI2_SHIFT 2
gustavatmel 1:9c5af431a1f1 1062 #define DMA_EEI_EEI3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1063 #define DMA_EEI_EEI3_SHIFT 3
gustavatmel 1:9c5af431a1f1 1064 /* CEEI Bit Fields */
gustavatmel 1:9c5af431a1f1 1065 #define DMA_CEEI_CEEI_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1066 #define DMA_CEEI_CEEI_SHIFT 0
gustavatmel 1:9c5af431a1f1 1067 #define DMA_CEEI_CEEI(x) (((uint8_t)(((uint8_t)(x))<<DMA_CEEI_CEEI_SHIFT))&DMA_CEEI_CEEI_MASK)
gustavatmel 1:9c5af431a1f1 1068 #define DMA_CEEI_CAEE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1069 #define DMA_CEEI_CAEE_SHIFT 6
gustavatmel 1:9c5af431a1f1 1070 #define DMA_CEEI_NOP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1071 #define DMA_CEEI_NOP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1072 /* SEEI Bit Fields */
gustavatmel 1:9c5af431a1f1 1073 #define DMA_SEEI_SEEI_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1074 #define DMA_SEEI_SEEI_SHIFT 0
gustavatmel 1:9c5af431a1f1 1075 #define DMA_SEEI_SEEI(x) (((uint8_t)(((uint8_t)(x))<<DMA_SEEI_SEEI_SHIFT))&DMA_SEEI_SEEI_MASK)
gustavatmel 1:9c5af431a1f1 1076 #define DMA_SEEI_SAEE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1077 #define DMA_SEEI_SAEE_SHIFT 6
gustavatmel 1:9c5af431a1f1 1078 #define DMA_SEEI_NOP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1079 #define DMA_SEEI_NOP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1080 /* CERQ Bit Fields */
gustavatmel 1:9c5af431a1f1 1081 #define DMA_CERQ_CERQ_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1082 #define DMA_CERQ_CERQ_SHIFT 0
gustavatmel 1:9c5af431a1f1 1083 #define DMA_CERQ_CERQ(x) (((uint8_t)(((uint8_t)(x))<<DMA_CERQ_CERQ_SHIFT))&DMA_CERQ_CERQ_MASK)
gustavatmel 1:9c5af431a1f1 1084 #define DMA_CERQ_CAER_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1085 #define DMA_CERQ_CAER_SHIFT 6
gustavatmel 1:9c5af431a1f1 1086 #define DMA_CERQ_NOP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1087 #define DMA_CERQ_NOP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1088 /* SERQ Bit Fields */
gustavatmel 1:9c5af431a1f1 1089 #define DMA_SERQ_SERQ_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1090 #define DMA_SERQ_SERQ_SHIFT 0
gustavatmel 1:9c5af431a1f1 1091 #define DMA_SERQ_SERQ(x) (((uint8_t)(((uint8_t)(x))<<DMA_SERQ_SERQ_SHIFT))&DMA_SERQ_SERQ_MASK)
gustavatmel 1:9c5af431a1f1 1092 #define DMA_SERQ_SAER_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1093 #define DMA_SERQ_SAER_SHIFT 6
gustavatmel 1:9c5af431a1f1 1094 #define DMA_SERQ_NOP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1095 #define DMA_SERQ_NOP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1096 /* CDNE Bit Fields */
gustavatmel 1:9c5af431a1f1 1097 #define DMA_CDNE_CDNE_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1098 #define DMA_CDNE_CDNE_SHIFT 0
gustavatmel 1:9c5af431a1f1 1099 #define DMA_CDNE_CDNE(x) (((uint8_t)(((uint8_t)(x))<<DMA_CDNE_CDNE_SHIFT))&DMA_CDNE_CDNE_MASK)
gustavatmel 1:9c5af431a1f1 1100 #define DMA_CDNE_CADN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1101 #define DMA_CDNE_CADN_SHIFT 6
gustavatmel 1:9c5af431a1f1 1102 #define DMA_CDNE_NOP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1103 #define DMA_CDNE_NOP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1104 /* SSRT Bit Fields */
gustavatmel 1:9c5af431a1f1 1105 #define DMA_SSRT_SSRT_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1106 #define DMA_SSRT_SSRT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1107 #define DMA_SSRT_SSRT(x) (((uint8_t)(((uint8_t)(x))<<DMA_SSRT_SSRT_SHIFT))&DMA_SSRT_SSRT_MASK)
gustavatmel 1:9c5af431a1f1 1108 #define DMA_SSRT_SAST_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1109 #define DMA_SSRT_SAST_SHIFT 6
gustavatmel 1:9c5af431a1f1 1110 #define DMA_SSRT_NOP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1111 #define DMA_SSRT_NOP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1112 /* CERR Bit Fields */
gustavatmel 1:9c5af431a1f1 1113 #define DMA_CERR_CERR_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1114 #define DMA_CERR_CERR_SHIFT 0
gustavatmel 1:9c5af431a1f1 1115 #define DMA_CERR_CERR(x) (((uint8_t)(((uint8_t)(x))<<DMA_CERR_CERR_SHIFT))&DMA_CERR_CERR_MASK)
gustavatmel 1:9c5af431a1f1 1116 #define DMA_CERR_CAEI_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1117 #define DMA_CERR_CAEI_SHIFT 6
gustavatmel 1:9c5af431a1f1 1118 #define DMA_CERR_NOP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1119 #define DMA_CERR_NOP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1120 /* CINT Bit Fields */
gustavatmel 1:9c5af431a1f1 1121 #define DMA_CINT_CINT_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1122 #define DMA_CINT_CINT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1123 #define DMA_CINT_CINT(x) (((uint8_t)(((uint8_t)(x))<<DMA_CINT_CINT_SHIFT))&DMA_CINT_CINT_MASK)
gustavatmel 1:9c5af431a1f1 1124 #define DMA_CINT_CAIR_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1125 #define DMA_CINT_CAIR_SHIFT 6
gustavatmel 1:9c5af431a1f1 1126 #define DMA_CINT_NOP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1127 #define DMA_CINT_NOP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1128 /* INT Bit Fields */
gustavatmel 1:9c5af431a1f1 1129 #define DMA_INT_INT0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1130 #define DMA_INT_INT0_SHIFT 0
gustavatmel 1:9c5af431a1f1 1131 #define DMA_INT_INT1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1132 #define DMA_INT_INT1_SHIFT 1
gustavatmel 1:9c5af431a1f1 1133 #define DMA_INT_INT2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1134 #define DMA_INT_INT2_SHIFT 2
gustavatmel 1:9c5af431a1f1 1135 #define DMA_INT_INT3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1136 #define DMA_INT_INT3_SHIFT 3
gustavatmel 1:9c5af431a1f1 1137 /* ERR Bit Fields */
gustavatmel 1:9c5af431a1f1 1138 #define DMA_ERR_ERR0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1139 #define DMA_ERR_ERR0_SHIFT 0
gustavatmel 1:9c5af431a1f1 1140 #define DMA_ERR_ERR1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1141 #define DMA_ERR_ERR1_SHIFT 1
gustavatmel 1:9c5af431a1f1 1142 #define DMA_ERR_ERR2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1143 #define DMA_ERR_ERR2_SHIFT 2
gustavatmel 1:9c5af431a1f1 1144 #define DMA_ERR_ERR3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1145 #define DMA_ERR_ERR3_SHIFT 3
gustavatmel 1:9c5af431a1f1 1146 /* HRS Bit Fields */
gustavatmel 1:9c5af431a1f1 1147 #define DMA_HRS_HRS0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1148 #define DMA_HRS_HRS0_SHIFT 0
gustavatmel 1:9c5af431a1f1 1149 #define DMA_HRS_HRS1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1150 #define DMA_HRS_HRS1_SHIFT 1
gustavatmel 1:9c5af431a1f1 1151 #define DMA_HRS_HRS2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1152 #define DMA_HRS_HRS2_SHIFT 2
gustavatmel 1:9c5af431a1f1 1153 #define DMA_HRS_HRS3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1154 #define DMA_HRS_HRS3_SHIFT 3
gustavatmel 1:9c5af431a1f1 1155 /* DCHPRI3 Bit Fields */
gustavatmel 1:9c5af431a1f1 1156 #define DMA_DCHPRI3_CHPRI_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1157 #define DMA_DCHPRI3_CHPRI_SHIFT 0
gustavatmel 1:9c5af431a1f1 1158 #define DMA_DCHPRI3_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI3_CHPRI_SHIFT))&DMA_DCHPRI3_CHPRI_MASK)
gustavatmel 1:9c5af431a1f1 1159 #define DMA_DCHPRI3_DPA_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1160 #define DMA_DCHPRI3_DPA_SHIFT 6
gustavatmel 1:9c5af431a1f1 1161 #define DMA_DCHPRI3_ECP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1162 #define DMA_DCHPRI3_ECP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1163 /* DCHPRI2 Bit Fields */
gustavatmel 1:9c5af431a1f1 1164 #define DMA_DCHPRI2_CHPRI_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1165 #define DMA_DCHPRI2_CHPRI_SHIFT 0
gustavatmel 1:9c5af431a1f1 1166 #define DMA_DCHPRI2_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI2_CHPRI_SHIFT))&DMA_DCHPRI2_CHPRI_MASK)
gustavatmel 1:9c5af431a1f1 1167 #define DMA_DCHPRI2_DPA_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1168 #define DMA_DCHPRI2_DPA_SHIFT 6
gustavatmel 1:9c5af431a1f1 1169 #define DMA_DCHPRI2_ECP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1170 #define DMA_DCHPRI2_ECP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1171 /* DCHPRI1 Bit Fields */
gustavatmel 1:9c5af431a1f1 1172 #define DMA_DCHPRI1_CHPRI_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1173 #define DMA_DCHPRI1_CHPRI_SHIFT 0
gustavatmel 1:9c5af431a1f1 1174 #define DMA_DCHPRI1_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI1_CHPRI_SHIFT))&DMA_DCHPRI1_CHPRI_MASK)
gustavatmel 1:9c5af431a1f1 1175 #define DMA_DCHPRI1_DPA_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1176 #define DMA_DCHPRI1_DPA_SHIFT 6
gustavatmel 1:9c5af431a1f1 1177 #define DMA_DCHPRI1_ECP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1178 #define DMA_DCHPRI1_ECP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1179 /* DCHPRI0 Bit Fields */
gustavatmel 1:9c5af431a1f1 1180 #define DMA_DCHPRI0_CHPRI_MASK 0xFu
gustavatmel 1:9c5af431a1f1 1181 #define DMA_DCHPRI0_CHPRI_SHIFT 0
gustavatmel 1:9c5af431a1f1 1182 #define DMA_DCHPRI0_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI0_CHPRI_SHIFT))&DMA_DCHPRI0_CHPRI_MASK)
gustavatmel 1:9c5af431a1f1 1183 #define DMA_DCHPRI0_DPA_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1184 #define DMA_DCHPRI0_DPA_SHIFT 6
gustavatmel 1:9c5af431a1f1 1185 #define DMA_DCHPRI0_ECP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1186 #define DMA_DCHPRI0_ECP_SHIFT 7
gustavatmel 1:9c5af431a1f1 1187 /* SADDR Bit Fields */
gustavatmel 1:9c5af431a1f1 1188 #define DMA_SADDR_SADDR_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 1189 #define DMA_SADDR_SADDR_SHIFT 0
gustavatmel 1:9c5af431a1f1 1190 #define DMA_SADDR_SADDR(x) (((uint32_t)(((uint32_t)(x))<<DMA_SADDR_SADDR_SHIFT))&DMA_SADDR_SADDR_MASK)
gustavatmel 1:9c5af431a1f1 1191 /* SOFF Bit Fields */
gustavatmel 1:9c5af431a1f1 1192 #define DMA_SOFF_SOFF_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 1193 #define DMA_SOFF_SOFF_SHIFT 0
gustavatmel 1:9c5af431a1f1 1194 #define DMA_SOFF_SOFF(x) (((uint16_t)(((uint16_t)(x))<<DMA_SOFF_SOFF_SHIFT))&DMA_SOFF_SOFF_MASK)
gustavatmel 1:9c5af431a1f1 1195 /* ATTR Bit Fields */
gustavatmel 1:9c5af431a1f1 1196 #define DMA_ATTR_DSIZE_MASK 0x7u
gustavatmel 1:9c5af431a1f1 1197 #define DMA_ATTR_DSIZE_SHIFT 0
gustavatmel 1:9c5af431a1f1 1198 #define DMA_ATTR_DSIZE(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_DSIZE_SHIFT))&DMA_ATTR_DSIZE_MASK)
gustavatmel 1:9c5af431a1f1 1199 #define DMA_ATTR_DMOD_MASK 0xF8u
gustavatmel 1:9c5af431a1f1 1200 #define DMA_ATTR_DMOD_SHIFT 3
gustavatmel 1:9c5af431a1f1 1201 #define DMA_ATTR_DMOD(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_DMOD_SHIFT))&DMA_ATTR_DMOD_MASK)
gustavatmel 1:9c5af431a1f1 1202 #define DMA_ATTR_SSIZE_MASK 0x700u
gustavatmel 1:9c5af431a1f1 1203 #define DMA_ATTR_SSIZE_SHIFT 8
gustavatmel 1:9c5af431a1f1 1204 #define DMA_ATTR_SSIZE(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_SSIZE_SHIFT))&DMA_ATTR_SSIZE_MASK)
gustavatmel 1:9c5af431a1f1 1205 #define DMA_ATTR_SMOD_MASK 0xF800u
gustavatmel 1:9c5af431a1f1 1206 #define DMA_ATTR_SMOD_SHIFT 11
gustavatmel 1:9c5af431a1f1 1207 #define DMA_ATTR_SMOD(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_SMOD_SHIFT))&DMA_ATTR_SMOD_MASK)
gustavatmel 1:9c5af431a1f1 1208 /* NBYTES_MLNO Bit Fields */
gustavatmel 1:9c5af431a1f1 1209 #define DMA_NBYTES_MLNO_NBYTES_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 1210 #define DMA_NBYTES_MLNO_NBYTES_SHIFT 0
gustavatmel 1:9c5af431a1f1 1211 #define DMA_NBYTES_MLNO_NBYTES(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLNO_NBYTES_SHIFT))&DMA_NBYTES_MLNO_NBYTES_MASK)
gustavatmel 1:9c5af431a1f1 1212 /* NBYTES_MLOFFNO Bit Fields */
gustavatmel 1:9c5af431a1f1 1213 #define DMA_NBYTES_MLOFFNO_NBYTES_MASK 0x3FFFFFFFu
gustavatmel 1:9c5af431a1f1 1214 #define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT 0
gustavatmel 1:9c5af431a1f1 1215 #define DMA_NBYTES_MLOFFNO_NBYTES(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&DMA_NBYTES_MLOFFNO_NBYTES_MASK)
gustavatmel 1:9c5af431a1f1 1216 #define DMA_NBYTES_MLOFFNO_DMLOE_MASK 0x40000000u
gustavatmel 1:9c5af431a1f1 1217 #define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT 30
gustavatmel 1:9c5af431a1f1 1218 #define DMA_NBYTES_MLOFFNO_SMLOE_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 1219 #define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT 31
gustavatmel 1:9c5af431a1f1 1220 /* NBYTES_MLOFFYES Bit Fields */
gustavatmel 1:9c5af431a1f1 1221 #define DMA_NBYTES_MLOFFYES_NBYTES_MASK 0x3FFu
gustavatmel 1:9c5af431a1f1 1222 #define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT 0
gustavatmel 1:9c5af431a1f1 1223 #define DMA_NBYTES_MLOFFYES_NBYTES(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&DMA_NBYTES_MLOFFYES_NBYTES_MASK)
gustavatmel 1:9c5af431a1f1 1224 #define DMA_NBYTES_MLOFFYES_MLOFF_MASK 0x3FFFFC00u
gustavatmel 1:9c5af431a1f1 1225 #define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT 10
gustavatmel 1:9c5af431a1f1 1226 #define DMA_NBYTES_MLOFFYES_MLOFF(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&DMA_NBYTES_MLOFFYES_MLOFF_MASK)
gustavatmel 1:9c5af431a1f1 1227 #define DMA_NBYTES_MLOFFYES_DMLOE_MASK 0x40000000u
gustavatmel 1:9c5af431a1f1 1228 #define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT 30
gustavatmel 1:9c5af431a1f1 1229 #define DMA_NBYTES_MLOFFYES_SMLOE_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 1230 #define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT 31
gustavatmel 1:9c5af431a1f1 1231 /* SLAST Bit Fields */
gustavatmel 1:9c5af431a1f1 1232 #define DMA_SLAST_SLAST_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 1233 #define DMA_SLAST_SLAST_SHIFT 0
gustavatmel 1:9c5af431a1f1 1234 #define DMA_SLAST_SLAST(x) (((uint32_t)(((uint32_t)(x))<<DMA_SLAST_SLAST_SHIFT))&DMA_SLAST_SLAST_MASK)
gustavatmel 1:9c5af431a1f1 1235 /* DADDR Bit Fields */
gustavatmel 1:9c5af431a1f1 1236 #define DMA_DADDR_DADDR_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 1237 #define DMA_DADDR_DADDR_SHIFT 0
gustavatmel 1:9c5af431a1f1 1238 #define DMA_DADDR_DADDR(x) (((uint32_t)(((uint32_t)(x))<<DMA_DADDR_DADDR_SHIFT))&DMA_DADDR_DADDR_MASK)
gustavatmel 1:9c5af431a1f1 1239 /* DOFF Bit Fields */
gustavatmel 1:9c5af431a1f1 1240 #define DMA_DOFF_DOFF_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 1241 #define DMA_DOFF_DOFF_SHIFT 0
gustavatmel 1:9c5af431a1f1 1242 #define DMA_DOFF_DOFF(x) (((uint16_t)(((uint16_t)(x))<<DMA_DOFF_DOFF_SHIFT))&DMA_DOFF_DOFF_MASK)
gustavatmel 1:9c5af431a1f1 1243 /* CITER_ELINKNO Bit Fields */
gustavatmel 1:9c5af431a1f1 1244 #define DMA_CITER_ELINKNO_CITER_MASK 0x7FFFu
gustavatmel 1:9c5af431a1f1 1245 #define DMA_CITER_ELINKNO_CITER_SHIFT 0
gustavatmel 1:9c5af431a1f1 1246 #define DMA_CITER_ELINKNO_CITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_CITER_ELINKNO_CITER_SHIFT))&DMA_CITER_ELINKNO_CITER_MASK)
gustavatmel 1:9c5af431a1f1 1247 #define DMA_CITER_ELINKNO_ELINK_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 1248 #define DMA_CITER_ELINKNO_ELINK_SHIFT 15
gustavatmel 1:9c5af431a1f1 1249 /* CITER_ELINKYES Bit Fields */
gustavatmel 1:9c5af431a1f1 1250 #define DMA_CITER_ELINKYES_CITER_MASK 0x1FFu
gustavatmel 1:9c5af431a1f1 1251 #define DMA_CITER_ELINKYES_CITER_SHIFT 0
gustavatmel 1:9c5af431a1f1 1252 #define DMA_CITER_ELINKYES_CITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_CITER_ELINKYES_CITER_SHIFT))&DMA_CITER_ELINKYES_CITER_MASK)
gustavatmel 1:9c5af431a1f1 1253 #define DMA_CITER_ELINKYES_LINKCH_MASK 0x1E00u
gustavatmel 1:9c5af431a1f1 1254 #define DMA_CITER_ELINKYES_LINKCH_SHIFT 9
gustavatmel 1:9c5af431a1f1 1255 #define DMA_CITER_ELINKYES_LINKCH(x) (((uint16_t)(((uint16_t)(x))<<DMA_CITER_ELINKYES_LINKCH_SHIFT))&DMA_CITER_ELINKYES_LINKCH_MASK)
gustavatmel 1:9c5af431a1f1 1256 #define DMA_CITER_ELINKYES_ELINK_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 1257 #define DMA_CITER_ELINKYES_ELINK_SHIFT 15
gustavatmel 1:9c5af431a1f1 1258 /* DLAST_SGA Bit Fields */
gustavatmel 1:9c5af431a1f1 1259 #define DMA_DLAST_SGA_DLASTSGA_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 1260 #define DMA_DLAST_SGA_DLASTSGA_SHIFT 0
gustavatmel 1:9c5af431a1f1 1261 #define DMA_DLAST_SGA_DLASTSGA(x) (((uint32_t)(((uint32_t)(x))<<DMA_DLAST_SGA_DLASTSGA_SHIFT))&DMA_DLAST_SGA_DLASTSGA_MASK)
gustavatmel 1:9c5af431a1f1 1262 /* CSR Bit Fields */
gustavatmel 1:9c5af431a1f1 1263 #define DMA_CSR_START_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1264 #define DMA_CSR_START_SHIFT 0
gustavatmel 1:9c5af431a1f1 1265 #define DMA_CSR_INTMAJOR_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1266 #define DMA_CSR_INTMAJOR_SHIFT 1
gustavatmel 1:9c5af431a1f1 1267 #define DMA_CSR_INTHALF_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1268 #define DMA_CSR_INTHALF_SHIFT 2
gustavatmel 1:9c5af431a1f1 1269 #define DMA_CSR_DREQ_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1270 #define DMA_CSR_DREQ_SHIFT 3
gustavatmel 1:9c5af431a1f1 1271 #define DMA_CSR_ESG_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1272 #define DMA_CSR_ESG_SHIFT 4
gustavatmel 1:9c5af431a1f1 1273 #define DMA_CSR_MAJORELINK_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1274 #define DMA_CSR_MAJORELINK_SHIFT 5
gustavatmel 1:9c5af431a1f1 1275 #define DMA_CSR_ACTIVE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1276 #define DMA_CSR_ACTIVE_SHIFT 6
gustavatmel 1:9c5af431a1f1 1277 #define DMA_CSR_DONE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1278 #define DMA_CSR_DONE_SHIFT 7
gustavatmel 1:9c5af431a1f1 1279 #define DMA_CSR_MAJORLINKCH_MASK 0xF00u
gustavatmel 1:9c5af431a1f1 1280 #define DMA_CSR_MAJORLINKCH_SHIFT 8
gustavatmel 1:9c5af431a1f1 1281 #define DMA_CSR_MAJORLINKCH(x) (((uint16_t)(((uint16_t)(x))<<DMA_CSR_MAJORLINKCH_SHIFT))&DMA_CSR_MAJORLINKCH_MASK)
gustavatmel 1:9c5af431a1f1 1282 #define DMA_CSR_BWC_MASK 0xC000u
gustavatmel 1:9c5af431a1f1 1283 #define DMA_CSR_BWC_SHIFT 14
gustavatmel 1:9c5af431a1f1 1284 #define DMA_CSR_BWC(x) (((uint16_t)(((uint16_t)(x))<<DMA_CSR_BWC_SHIFT))&DMA_CSR_BWC_MASK)
gustavatmel 1:9c5af431a1f1 1285 /* BITER_ELINKNO Bit Fields */
gustavatmel 1:9c5af431a1f1 1286 #define DMA_BITER_ELINKNO_BITER_MASK 0x7FFFu
gustavatmel 1:9c5af431a1f1 1287 #define DMA_BITER_ELINKNO_BITER_SHIFT 0
gustavatmel 1:9c5af431a1f1 1288 #define DMA_BITER_ELINKNO_BITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_BITER_ELINKNO_BITER_SHIFT))&DMA_BITER_ELINKNO_BITER_MASK)
gustavatmel 1:9c5af431a1f1 1289 #define DMA_BITER_ELINKNO_ELINK_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 1290 #define DMA_BITER_ELINKNO_ELINK_SHIFT 15
gustavatmel 1:9c5af431a1f1 1291 /* BITER_ELINKYES Bit Fields */
gustavatmel 1:9c5af431a1f1 1292 #define DMA_BITER_ELINKYES_BITER_MASK 0x1FFu
gustavatmel 1:9c5af431a1f1 1293 #define DMA_BITER_ELINKYES_BITER_SHIFT 0
gustavatmel 1:9c5af431a1f1 1294 #define DMA_BITER_ELINKYES_BITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_BITER_ELINKYES_BITER_SHIFT))&DMA_BITER_ELINKYES_BITER_MASK)
gustavatmel 1:9c5af431a1f1 1295 #define DMA_BITER_ELINKYES_LINKCH_MASK 0x1E00u
gustavatmel 1:9c5af431a1f1 1296 #define DMA_BITER_ELINKYES_LINKCH_SHIFT 9
gustavatmel 1:9c5af431a1f1 1297 #define DMA_BITER_ELINKYES_LINKCH(x) (((uint16_t)(((uint16_t)(x))<<DMA_BITER_ELINKYES_LINKCH_SHIFT))&DMA_BITER_ELINKYES_LINKCH_MASK)
gustavatmel 1:9c5af431a1f1 1298 #define DMA_BITER_ELINKYES_ELINK_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 1299 #define DMA_BITER_ELINKYES_ELINK_SHIFT 15
gustavatmel 1:9c5af431a1f1 1300
gustavatmel 1:9c5af431a1f1 1301 /**
gustavatmel 1:9c5af431a1f1 1302 * @}
gustavatmel 1:9c5af431a1f1 1303 */ /* end of group DMA_Register_Masks */
gustavatmel 1:9c5af431a1f1 1304
gustavatmel 1:9c5af431a1f1 1305
gustavatmel 1:9c5af431a1f1 1306 /* DMA - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 1307 /** Peripheral DMA base address */
gustavatmel 1:9c5af431a1f1 1308 #define DMA_BASE (0x40008000u)
gustavatmel 1:9c5af431a1f1 1309 /** Peripheral DMA base pointer */
gustavatmel 1:9c5af431a1f1 1310 #define DMA0 ((DMA_Type *)DMA_BASE)
gustavatmel 1:9c5af431a1f1 1311
gustavatmel 1:9c5af431a1f1 1312 /**
gustavatmel 1:9c5af431a1f1 1313 * @}
gustavatmel 1:9c5af431a1f1 1314 */ /* end of group DMA_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 1315
gustavatmel 1:9c5af431a1f1 1316
gustavatmel 1:9c5af431a1f1 1317 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 1318 -- DMAMUX Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 1319 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 1320
gustavatmel 1:9c5af431a1f1 1321 /**
gustavatmel 1:9c5af431a1f1 1322 * @addtogroup DMAMUX_Peripheral_Access_Layer DMAMUX Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 1323 * @{
gustavatmel 1:9c5af431a1f1 1324 */
gustavatmel 1:9c5af431a1f1 1325
gustavatmel 1:9c5af431a1f1 1326 /** DMAMUX - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 1327 typedef struct {
gustavatmel 1:9c5af431a1f1 1328 __IO uint8_t CHCFG[16]; /**< Channel Configuration Register, array offset: 0x0, array step: 0x1 */
gustavatmel 1:9c5af431a1f1 1329 } DMAMUX_Type;
gustavatmel 1:9c5af431a1f1 1330
gustavatmel 1:9c5af431a1f1 1331 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 1332 -- DMAMUX Register Masks
gustavatmel 1:9c5af431a1f1 1333 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 1334
gustavatmel 1:9c5af431a1f1 1335 /**
gustavatmel 1:9c5af431a1f1 1336 * @addtogroup DMAMUX_Register_Masks DMAMUX Register Masks
gustavatmel 1:9c5af431a1f1 1337 * @{
gustavatmel 1:9c5af431a1f1 1338 */
gustavatmel 1:9c5af431a1f1 1339
gustavatmel 1:9c5af431a1f1 1340 /* CHCFG Bit Fields */
gustavatmel 1:9c5af431a1f1 1341 #define DMAMUX_CHCFG_SOURCE_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 1342 #define DMAMUX_CHCFG_SOURCE_SHIFT 0
gustavatmel 1:9c5af431a1f1 1343 #define DMAMUX_CHCFG_SOURCE(x) (((uint8_t)(((uint8_t)(x))<<DMAMUX_CHCFG_SOURCE_SHIFT))&DMAMUX_CHCFG_SOURCE_MASK)
gustavatmel 1:9c5af431a1f1 1344 #define DMAMUX_CHCFG_TRIG_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1345 #define DMAMUX_CHCFG_TRIG_SHIFT 6
gustavatmel 1:9c5af431a1f1 1346 #define DMAMUX_CHCFG_ENBL_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1347 #define DMAMUX_CHCFG_ENBL_SHIFT 7
gustavatmel 1:9c5af431a1f1 1348
gustavatmel 1:9c5af431a1f1 1349 /**
gustavatmel 1:9c5af431a1f1 1350 * @}
gustavatmel 1:9c5af431a1f1 1351 */ /* end of group DMAMUX_Register_Masks */
gustavatmel 1:9c5af431a1f1 1352
gustavatmel 1:9c5af431a1f1 1353
gustavatmel 1:9c5af431a1f1 1354 /* DMAMUX - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 1355 /** Peripheral DMAMUX base address */
gustavatmel 1:9c5af431a1f1 1356 #define DMAMUX_BASE (0x40021000u)
gustavatmel 1:9c5af431a1f1 1357 /** Peripheral DMAMUX base pointer */
gustavatmel 1:9c5af431a1f1 1358 #define DMAMUX ((DMAMUX_Type *)DMAMUX_BASE)
gustavatmel 1:9c5af431a1f1 1359
gustavatmel 1:9c5af431a1f1 1360 /**
gustavatmel 1:9c5af431a1f1 1361 * @}
gustavatmel 1:9c5af431a1f1 1362 */ /* end of group DMAMUX_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 1363
gustavatmel 1:9c5af431a1f1 1364
gustavatmel 1:9c5af431a1f1 1365 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 1366 -- EWM Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 1367 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 1368
gustavatmel 1:9c5af431a1f1 1369 /**
gustavatmel 1:9c5af431a1f1 1370 * @addtogroup EWM_Peripheral_Access_Layer EWM Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 1371 * @{
gustavatmel 1:9c5af431a1f1 1372 */
gustavatmel 1:9c5af431a1f1 1373
gustavatmel 1:9c5af431a1f1 1374 /** EWM - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 1375 typedef struct {
gustavatmel 1:9c5af431a1f1 1376 __IO uint8_t CTRL; /**< Control Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 1377 __O uint8_t SERV; /**< Service Register, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 1378 __IO uint8_t CMPL; /**< Compare Low Register, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 1379 __IO uint8_t CMPH; /**< Compare High Register, offset: 0x3 */
gustavatmel 1:9c5af431a1f1 1380 } EWM_Type;
gustavatmel 1:9c5af431a1f1 1381
gustavatmel 1:9c5af431a1f1 1382 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 1383 -- EWM Register Masks
gustavatmel 1:9c5af431a1f1 1384 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 1385
gustavatmel 1:9c5af431a1f1 1386 /**
gustavatmel 1:9c5af431a1f1 1387 * @addtogroup EWM_Register_Masks EWM Register Masks
gustavatmel 1:9c5af431a1f1 1388 * @{
gustavatmel 1:9c5af431a1f1 1389 */
gustavatmel 1:9c5af431a1f1 1390
gustavatmel 1:9c5af431a1f1 1391 /* CTRL Bit Fields */
gustavatmel 1:9c5af431a1f1 1392 #define EWM_CTRL_EWMEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1393 #define EWM_CTRL_EWMEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 1394 #define EWM_CTRL_ASSIN_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1395 #define EWM_CTRL_ASSIN_SHIFT 1
gustavatmel 1:9c5af431a1f1 1396 #define EWM_CTRL_INEN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1397 #define EWM_CTRL_INEN_SHIFT 2
gustavatmel 1:9c5af431a1f1 1398 #define EWM_CTRL_INTEN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1399 #define EWM_CTRL_INTEN_SHIFT 3
gustavatmel 1:9c5af431a1f1 1400 /* SERV Bit Fields */
gustavatmel 1:9c5af431a1f1 1401 #define EWM_SERV_SERVICE_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1402 #define EWM_SERV_SERVICE_SHIFT 0
gustavatmel 1:9c5af431a1f1 1403 #define EWM_SERV_SERVICE(x) (((uint8_t)(((uint8_t)(x))<<EWM_SERV_SERVICE_SHIFT))&EWM_SERV_SERVICE_MASK)
gustavatmel 1:9c5af431a1f1 1404 /* CMPL Bit Fields */
gustavatmel 1:9c5af431a1f1 1405 #define EWM_CMPL_COMPAREL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1406 #define EWM_CMPL_COMPAREL_SHIFT 0
gustavatmel 1:9c5af431a1f1 1407 #define EWM_CMPL_COMPAREL(x) (((uint8_t)(((uint8_t)(x))<<EWM_CMPL_COMPAREL_SHIFT))&EWM_CMPL_COMPAREL_MASK)
gustavatmel 1:9c5af431a1f1 1408 /* CMPH Bit Fields */
gustavatmel 1:9c5af431a1f1 1409 #define EWM_CMPH_COMPAREH_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1410 #define EWM_CMPH_COMPAREH_SHIFT 0
gustavatmel 1:9c5af431a1f1 1411 #define EWM_CMPH_COMPAREH(x) (((uint8_t)(((uint8_t)(x))<<EWM_CMPH_COMPAREH_SHIFT))&EWM_CMPH_COMPAREH_MASK)
gustavatmel 1:9c5af431a1f1 1412
gustavatmel 1:9c5af431a1f1 1413 /**
gustavatmel 1:9c5af431a1f1 1414 * @}
gustavatmel 1:9c5af431a1f1 1415 */ /* end of group EWM_Register_Masks */
gustavatmel 1:9c5af431a1f1 1416
gustavatmel 1:9c5af431a1f1 1417
gustavatmel 1:9c5af431a1f1 1418 /* EWM - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 1419 /** Peripheral EWM base address */
gustavatmel 1:9c5af431a1f1 1420 #define EWM_BASE (0x40061000u)
gustavatmel 1:9c5af431a1f1 1421 /** Peripheral EWM base pointer */
gustavatmel 1:9c5af431a1f1 1422 #define EWM ((EWM_Type *)EWM_BASE)
gustavatmel 1:9c5af431a1f1 1423
gustavatmel 1:9c5af431a1f1 1424 /**
gustavatmel 1:9c5af431a1f1 1425 * @}
gustavatmel 1:9c5af431a1f1 1426 */ /* end of group EWM_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 1427
gustavatmel 1:9c5af431a1f1 1428
gustavatmel 1:9c5af431a1f1 1429 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 1430 -- FMC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 1431 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 1432
gustavatmel 1:9c5af431a1f1 1433 /**
gustavatmel 1:9c5af431a1f1 1434 * @addtogroup FMC_Peripheral_Access_Layer FMC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 1435 * @{
gustavatmel 1:9c5af431a1f1 1436 */
gustavatmel 1:9c5af431a1f1 1437
gustavatmel 1:9c5af431a1f1 1438 /** FMC - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 1439 typedef struct {
gustavatmel 1:9c5af431a1f1 1440 __IO uint32_t PFAPR; /**< Flash Access Protection Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 1441 __IO uint32_t PFB0CR; /**< Flash Control Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 1442 uint8_t RESERVED_0[248];
gustavatmel 1:9c5af431a1f1 1443 struct { /* offset: 0x100, array step: 0x20 */
gustavatmel 1:9c5af431a1f1 1444 __IO uint32_t TAGVD[2]; /**< Cache Tag Storage, array offset: 0x100, array step: index*0x20, index2*0x4 */
gustavatmel 1:9c5af431a1f1 1445 uint8_t RESERVED_0[24];
gustavatmel 1:9c5af431a1f1 1446 } TAG_WAY[4];
gustavatmel 1:9c5af431a1f1 1447 uint8_t RESERVED_1[132];
gustavatmel 1:9c5af431a1f1 1448 struct { /* offset: 0x204, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1449 __IO uint32_t DATAW0S; /**< Cache Data Storage, array offset: 0x204, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1450 uint8_t RESERVED_0[4];
gustavatmel 1:9c5af431a1f1 1451 } DATAW0S[2];
gustavatmel 1:9c5af431a1f1 1452 uint8_t RESERVED_2[48];
gustavatmel 1:9c5af431a1f1 1453 struct { /* offset: 0x244, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1454 __IO uint32_t DATAW1S; /**< Cache Data Storage, array offset: 0x244, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1455 uint8_t RESERVED_0[4];
gustavatmel 1:9c5af431a1f1 1456 } DATAW1S[2];
gustavatmel 1:9c5af431a1f1 1457 uint8_t RESERVED_3[48];
gustavatmel 1:9c5af431a1f1 1458 struct { /* offset: 0x284, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1459 __IO uint32_t DATAW2S; /**< Cache Data Storage, array offset: 0x284, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1460 uint8_t RESERVED_0[4];
gustavatmel 1:9c5af431a1f1 1461 } DATAW2S[2];
gustavatmel 1:9c5af431a1f1 1462 uint8_t RESERVED_4[48];
gustavatmel 1:9c5af431a1f1 1463 struct { /* offset: 0x2C4, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1464 __IO uint32_t DATAW3S; /**< Cache Data Storage, array offset: 0x2C4, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1465 uint8_t RESERVED_0[4];
gustavatmel 1:9c5af431a1f1 1466 } DATAW3S[2];
gustavatmel 1:9c5af431a1f1 1467 } FMC_Type;
gustavatmel 1:9c5af431a1f1 1468
gustavatmel 1:9c5af431a1f1 1469 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 1470 -- FMC Register Masks
gustavatmel 1:9c5af431a1f1 1471 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 1472
gustavatmel 1:9c5af431a1f1 1473 /**
gustavatmel 1:9c5af431a1f1 1474 * @addtogroup FMC_Register_Masks FMC Register Masks
gustavatmel 1:9c5af431a1f1 1475 * @{
gustavatmel 1:9c5af431a1f1 1476 */
gustavatmel 1:9c5af431a1f1 1477
gustavatmel 1:9c5af431a1f1 1478 /* PFAPR Bit Fields */
gustavatmel 1:9c5af431a1f1 1479 #define FMC_PFAPR_M0AP_MASK 0x3u
gustavatmel 1:9c5af431a1f1 1480 #define FMC_PFAPR_M0AP_SHIFT 0
gustavatmel 1:9c5af431a1f1 1481 #define FMC_PFAPR_M0AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M0AP_SHIFT))&FMC_PFAPR_M0AP_MASK)
gustavatmel 1:9c5af431a1f1 1482 #define FMC_PFAPR_M1AP_MASK 0xCu
gustavatmel 1:9c5af431a1f1 1483 #define FMC_PFAPR_M1AP_SHIFT 2
gustavatmel 1:9c5af431a1f1 1484 #define FMC_PFAPR_M1AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M1AP_SHIFT))&FMC_PFAPR_M1AP_MASK)
gustavatmel 1:9c5af431a1f1 1485 #define FMC_PFAPR_M2AP_MASK 0x30u
gustavatmel 1:9c5af431a1f1 1486 #define FMC_PFAPR_M2AP_SHIFT 4
gustavatmel 1:9c5af431a1f1 1487 #define FMC_PFAPR_M2AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M2AP_SHIFT))&FMC_PFAPR_M2AP_MASK)
gustavatmel 1:9c5af431a1f1 1488 #define FMC_PFAPR_M3AP_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 1489 #define FMC_PFAPR_M3AP_SHIFT 6
gustavatmel 1:9c5af431a1f1 1490 #define FMC_PFAPR_M3AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M3AP_SHIFT))&FMC_PFAPR_M3AP_MASK)
gustavatmel 1:9c5af431a1f1 1491 #define FMC_PFAPR_M0PFD_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 1492 #define FMC_PFAPR_M0PFD_SHIFT 16
gustavatmel 1:9c5af431a1f1 1493 #define FMC_PFAPR_M1PFD_MASK 0x20000u
gustavatmel 1:9c5af431a1f1 1494 #define FMC_PFAPR_M1PFD_SHIFT 17
gustavatmel 1:9c5af431a1f1 1495 #define FMC_PFAPR_M2PFD_MASK 0x40000u
gustavatmel 1:9c5af431a1f1 1496 #define FMC_PFAPR_M2PFD_SHIFT 18
gustavatmel 1:9c5af431a1f1 1497 #define FMC_PFAPR_M3PFD_MASK 0x80000u
gustavatmel 1:9c5af431a1f1 1498 #define FMC_PFAPR_M3PFD_SHIFT 19
gustavatmel 1:9c5af431a1f1 1499 /* PFB0CR Bit Fields */
gustavatmel 1:9c5af431a1f1 1500 #define FMC_PFB0CR_B0SEBE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1501 #define FMC_PFB0CR_B0SEBE_SHIFT 0
gustavatmel 1:9c5af431a1f1 1502 #define FMC_PFB0CR_B0IPE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1503 #define FMC_PFB0CR_B0IPE_SHIFT 1
gustavatmel 1:9c5af431a1f1 1504 #define FMC_PFB0CR_B0DPE_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1505 #define FMC_PFB0CR_B0DPE_SHIFT 2
gustavatmel 1:9c5af431a1f1 1506 #define FMC_PFB0CR_B0ICE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1507 #define FMC_PFB0CR_B0ICE_SHIFT 3
gustavatmel 1:9c5af431a1f1 1508 #define FMC_PFB0CR_B0DCE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1509 #define FMC_PFB0CR_B0DCE_SHIFT 4
gustavatmel 1:9c5af431a1f1 1510 #define FMC_PFB0CR_CRC_MASK 0xE0u
gustavatmel 1:9c5af431a1f1 1511 #define FMC_PFB0CR_CRC_SHIFT 5
gustavatmel 1:9c5af431a1f1 1512 #define FMC_PFB0CR_CRC(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_CRC_SHIFT))&FMC_PFB0CR_CRC_MASK)
gustavatmel 1:9c5af431a1f1 1513 #define FMC_PFB0CR_B0MW_MASK 0x60000u
gustavatmel 1:9c5af431a1f1 1514 #define FMC_PFB0CR_B0MW_SHIFT 17
gustavatmel 1:9c5af431a1f1 1515 #define FMC_PFB0CR_B0MW(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_B0MW_SHIFT))&FMC_PFB0CR_B0MW_MASK)
gustavatmel 1:9c5af431a1f1 1516 #define FMC_PFB0CR_S_B_INV_MASK 0x80000u
gustavatmel 1:9c5af431a1f1 1517 #define FMC_PFB0CR_S_B_INV_SHIFT 19
gustavatmel 1:9c5af431a1f1 1518 #define FMC_PFB0CR_CINV_WAY_MASK 0xF00000u
gustavatmel 1:9c5af431a1f1 1519 #define FMC_PFB0CR_CINV_WAY_SHIFT 20
gustavatmel 1:9c5af431a1f1 1520 #define FMC_PFB0CR_CINV_WAY(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_CINV_WAY_SHIFT))&FMC_PFB0CR_CINV_WAY_MASK)
gustavatmel 1:9c5af431a1f1 1521 #define FMC_PFB0CR_CLCK_WAY_MASK 0xF000000u
gustavatmel 1:9c5af431a1f1 1522 #define FMC_PFB0CR_CLCK_WAY_SHIFT 24
gustavatmel 1:9c5af431a1f1 1523 #define FMC_PFB0CR_CLCK_WAY(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_CLCK_WAY_SHIFT))&FMC_PFB0CR_CLCK_WAY_MASK)
gustavatmel 1:9c5af431a1f1 1524 #define FMC_PFB0CR_B0RWSC_MASK 0xF0000000u
gustavatmel 1:9c5af431a1f1 1525 #define FMC_PFB0CR_B0RWSC_SHIFT 28
gustavatmel 1:9c5af431a1f1 1526 #define FMC_PFB0CR_B0RWSC(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_B0RWSC_SHIFT))&FMC_PFB0CR_B0RWSC_MASK)
gustavatmel 1:9c5af431a1f1 1527 /* TAGVD Bit Fields */
gustavatmel 1:9c5af431a1f1 1528 #define FMC_TAGVD_valid_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1529 #define FMC_TAGVD_valid_SHIFT 0
gustavatmel 1:9c5af431a1f1 1530 #define FMC_TAGVD_tag_MASK 0x7FFC0u
gustavatmel 1:9c5af431a1f1 1531 #define FMC_TAGVD_tag_SHIFT 6
gustavatmel 1:9c5af431a1f1 1532 #define FMC_TAGVD_tag(x) (((uint32_t)(((uint32_t)(x))<<FMC_TAGVD_tag_SHIFT))&FMC_TAGVD_tag_MASK)
gustavatmel 1:9c5af431a1f1 1533 /* DATAW0S Bit Fields */
gustavatmel 1:9c5af431a1f1 1534 #define FMC_DATAW0S_data_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 1535 #define FMC_DATAW0S_data_SHIFT 0
gustavatmel 1:9c5af431a1f1 1536 #define FMC_DATAW0S_data(x) (((uint32_t)(((uint32_t)(x))<<FMC_DATAW0S_data_SHIFT))&FMC_DATAW0S_data_MASK)
gustavatmel 1:9c5af431a1f1 1537 /* DATAW1S Bit Fields */
gustavatmel 1:9c5af431a1f1 1538 #define FMC_DATAW1S_data_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 1539 #define FMC_DATAW1S_data_SHIFT 0
gustavatmel 1:9c5af431a1f1 1540 #define FMC_DATAW1S_data(x) (((uint32_t)(((uint32_t)(x))<<FMC_DATAW1S_data_SHIFT))&FMC_DATAW1S_data_MASK)
gustavatmel 1:9c5af431a1f1 1541 /* DATAW2S Bit Fields */
gustavatmel 1:9c5af431a1f1 1542 #define FMC_DATAW2S_data_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 1543 #define FMC_DATAW2S_data_SHIFT 0
gustavatmel 1:9c5af431a1f1 1544 #define FMC_DATAW2S_data(x) (((uint32_t)(((uint32_t)(x))<<FMC_DATAW2S_data_SHIFT))&FMC_DATAW2S_data_MASK)
gustavatmel 1:9c5af431a1f1 1545 /* DATAW3S Bit Fields */
gustavatmel 1:9c5af431a1f1 1546 #define FMC_DATAW3S_data_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 1547 #define FMC_DATAW3S_data_SHIFT 0
gustavatmel 1:9c5af431a1f1 1548 #define FMC_DATAW3S_data(x) (((uint32_t)(((uint32_t)(x))<<FMC_DATAW3S_data_SHIFT))&FMC_DATAW3S_data_MASK)
gustavatmel 1:9c5af431a1f1 1549
gustavatmel 1:9c5af431a1f1 1550 /**
gustavatmel 1:9c5af431a1f1 1551 * @}
gustavatmel 1:9c5af431a1f1 1552 */ /* end of group FMC_Register_Masks */
gustavatmel 1:9c5af431a1f1 1553
gustavatmel 1:9c5af431a1f1 1554
gustavatmel 1:9c5af431a1f1 1555 /* FMC - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 1556 /** Peripheral FMC base address */
gustavatmel 1:9c5af431a1f1 1557 #define FMC_BASE (0x4001F000u)
gustavatmel 1:9c5af431a1f1 1558 /** Peripheral FMC base pointer */
gustavatmel 1:9c5af431a1f1 1559 #define FMC ((FMC_Type *)FMC_BASE)
gustavatmel 1:9c5af431a1f1 1560
gustavatmel 1:9c5af431a1f1 1561 /**
gustavatmel 1:9c5af431a1f1 1562 * @}
gustavatmel 1:9c5af431a1f1 1563 */ /* end of group FMC_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 1564
gustavatmel 1:9c5af431a1f1 1565
gustavatmel 1:9c5af431a1f1 1566 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 1567 -- FTFL Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 1568 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 1569
gustavatmel 1:9c5af431a1f1 1570 /**
gustavatmel 1:9c5af431a1f1 1571 * @addtogroup FTFL_Peripheral_Access_Layer FTFL Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 1572 * @{
gustavatmel 1:9c5af431a1f1 1573 */
gustavatmel 1:9c5af431a1f1 1574
gustavatmel 1:9c5af431a1f1 1575 /** FTFL - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 1576 typedef struct {
gustavatmel 1:9c5af431a1f1 1577 __IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 1578 __IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 1579 __I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 1580 __I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
gustavatmel 1:9c5af431a1f1 1581 __IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 1582 __IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
gustavatmel 1:9c5af431a1f1 1583 __IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
gustavatmel 1:9c5af431a1f1 1584 __IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
gustavatmel 1:9c5af431a1f1 1585 __IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 1586 __IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
gustavatmel 1:9c5af431a1f1 1587 __IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
gustavatmel 1:9c5af431a1f1 1588 __IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
gustavatmel 1:9c5af431a1f1 1589 __IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
gustavatmel 1:9c5af431a1f1 1590 __IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
gustavatmel 1:9c5af431a1f1 1591 __IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
gustavatmel 1:9c5af431a1f1 1592 __IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
gustavatmel 1:9c5af431a1f1 1593 __IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
gustavatmel 1:9c5af431a1f1 1594 __IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
gustavatmel 1:9c5af431a1f1 1595 __IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
gustavatmel 1:9c5af431a1f1 1596 __IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
gustavatmel 1:9c5af431a1f1 1597 uint8_t RESERVED_0[2];
gustavatmel 1:9c5af431a1f1 1598 __IO uint8_t FEPROT; /**< EEPROM Protection Register, offset: 0x16 */
gustavatmel 1:9c5af431a1f1 1599 __IO uint8_t FDPROT; /**< Data Flash Protection Register, offset: 0x17 */
gustavatmel 1:9c5af431a1f1 1600 } FTFL_Type;
gustavatmel 1:9c5af431a1f1 1601
gustavatmel 1:9c5af431a1f1 1602 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 1603 -- FTFL Register Masks
gustavatmel 1:9c5af431a1f1 1604 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 1605
gustavatmel 1:9c5af431a1f1 1606 /**
gustavatmel 1:9c5af431a1f1 1607 * @addtogroup FTFL_Register_Masks FTFL Register Masks
gustavatmel 1:9c5af431a1f1 1608 * @{
gustavatmel 1:9c5af431a1f1 1609 */
gustavatmel 1:9c5af431a1f1 1610
gustavatmel 1:9c5af431a1f1 1611 /* FSTAT Bit Fields */
gustavatmel 1:9c5af431a1f1 1612 #define FTFL_FSTAT_MGSTAT0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1613 #define FTFL_FSTAT_MGSTAT0_SHIFT 0
gustavatmel 1:9c5af431a1f1 1614 #define FTFL_FSTAT_FPVIOL_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1615 #define FTFL_FSTAT_FPVIOL_SHIFT 4
gustavatmel 1:9c5af431a1f1 1616 #define FTFL_FSTAT_ACCERR_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1617 #define FTFL_FSTAT_ACCERR_SHIFT 5
gustavatmel 1:9c5af431a1f1 1618 #define FTFL_FSTAT_RDCOLERR_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1619 #define FTFL_FSTAT_RDCOLERR_SHIFT 6
gustavatmel 1:9c5af431a1f1 1620 #define FTFL_FSTAT_CCIF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1621 #define FTFL_FSTAT_CCIF_SHIFT 7
gustavatmel 1:9c5af431a1f1 1622 /* FCNFG Bit Fields */
gustavatmel 1:9c5af431a1f1 1623 #define FTFL_FCNFG_EEERDY_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1624 #define FTFL_FCNFG_EEERDY_SHIFT 0
gustavatmel 1:9c5af431a1f1 1625 #define FTFL_FCNFG_RAMRDY_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1626 #define FTFL_FCNFG_RAMRDY_SHIFT 1
gustavatmel 1:9c5af431a1f1 1627 #define FTFL_FCNFG_PFLSH_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1628 #define FTFL_FCNFG_PFLSH_SHIFT 2
gustavatmel 1:9c5af431a1f1 1629 #define FTFL_FCNFG_ERSSUSP_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1630 #define FTFL_FCNFG_ERSSUSP_SHIFT 4
gustavatmel 1:9c5af431a1f1 1631 #define FTFL_FCNFG_ERSAREQ_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1632 #define FTFL_FCNFG_ERSAREQ_SHIFT 5
gustavatmel 1:9c5af431a1f1 1633 #define FTFL_FCNFG_RDCOLLIE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1634 #define FTFL_FCNFG_RDCOLLIE_SHIFT 6
gustavatmel 1:9c5af431a1f1 1635 #define FTFL_FCNFG_CCIE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1636 #define FTFL_FCNFG_CCIE_SHIFT 7
gustavatmel 1:9c5af431a1f1 1637 /* FSEC Bit Fields */
gustavatmel 1:9c5af431a1f1 1638 #define FTFL_FSEC_SEC_MASK 0x3u
gustavatmel 1:9c5af431a1f1 1639 #define FTFL_FSEC_SEC_SHIFT 0
gustavatmel 1:9c5af431a1f1 1640 #define FTFL_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FSEC_SEC_SHIFT))&FTFL_FSEC_SEC_MASK)
gustavatmel 1:9c5af431a1f1 1641 #define FTFL_FSEC_FSLACC_MASK 0xCu
gustavatmel 1:9c5af431a1f1 1642 #define FTFL_FSEC_FSLACC_SHIFT 2
gustavatmel 1:9c5af431a1f1 1643 #define FTFL_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FSEC_FSLACC_SHIFT))&FTFL_FSEC_FSLACC_MASK)
gustavatmel 1:9c5af431a1f1 1644 #define FTFL_FSEC_MEEN_MASK 0x30u
gustavatmel 1:9c5af431a1f1 1645 #define FTFL_FSEC_MEEN_SHIFT 4
gustavatmel 1:9c5af431a1f1 1646 #define FTFL_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FSEC_MEEN_SHIFT))&FTFL_FSEC_MEEN_MASK)
gustavatmel 1:9c5af431a1f1 1647 #define FTFL_FSEC_KEYEN_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 1648 #define FTFL_FSEC_KEYEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 1649 #define FTFL_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FSEC_KEYEN_SHIFT))&FTFL_FSEC_KEYEN_MASK)
gustavatmel 1:9c5af431a1f1 1650 /* FOPT Bit Fields */
gustavatmel 1:9c5af431a1f1 1651 #define FTFL_FOPT_OPT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1652 #define FTFL_FOPT_OPT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1653 #define FTFL_FOPT_OPT(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FOPT_OPT_SHIFT))&FTFL_FOPT_OPT_MASK)
gustavatmel 1:9c5af431a1f1 1654 /* FCCOB3 Bit Fields */
gustavatmel 1:9c5af431a1f1 1655 #define FTFL_FCCOB3_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1656 #define FTFL_FCCOB3_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1657 #define FTFL_FCCOB3_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOB3_CCOBn_SHIFT))&FTFL_FCCOB3_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1658 /* FCCOB2 Bit Fields */
gustavatmel 1:9c5af431a1f1 1659 #define FTFL_FCCOB2_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1660 #define FTFL_FCCOB2_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1661 #define FTFL_FCCOB2_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOB2_CCOBn_SHIFT))&FTFL_FCCOB2_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1662 /* FCCOB1 Bit Fields */
gustavatmel 1:9c5af431a1f1 1663 #define FTFL_FCCOB1_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1664 #define FTFL_FCCOB1_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1665 #define FTFL_FCCOB1_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOB1_CCOBn_SHIFT))&FTFL_FCCOB1_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1666 /* FCCOB0 Bit Fields */
gustavatmel 1:9c5af431a1f1 1667 #define FTFL_FCCOB0_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1668 #define FTFL_FCCOB0_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1669 #define FTFL_FCCOB0_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOB0_CCOBn_SHIFT))&FTFL_FCCOB0_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1670 /* FCCOB7 Bit Fields */
gustavatmel 1:9c5af431a1f1 1671 #define FTFL_FCCOB7_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1672 #define FTFL_FCCOB7_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1673 #define FTFL_FCCOB7_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOB7_CCOBn_SHIFT))&FTFL_FCCOB7_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1674 /* FCCOB6 Bit Fields */
gustavatmel 1:9c5af431a1f1 1675 #define FTFL_FCCOB6_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1676 #define FTFL_FCCOB6_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1677 #define FTFL_FCCOB6_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOB6_CCOBn_SHIFT))&FTFL_FCCOB6_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1678 /* FCCOB5 Bit Fields */
gustavatmel 1:9c5af431a1f1 1679 #define FTFL_FCCOB5_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1680 #define FTFL_FCCOB5_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1681 #define FTFL_FCCOB5_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOB5_CCOBn_SHIFT))&FTFL_FCCOB5_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1682 /* FCCOB4 Bit Fields */
gustavatmel 1:9c5af431a1f1 1683 #define FTFL_FCCOB4_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1684 #define FTFL_FCCOB4_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1685 #define FTFL_FCCOB4_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOB4_CCOBn_SHIFT))&FTFL_FCCOB4_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1686 /* FCCOBB Bit Fields */
gustavatmel 1:9c5af431a1f1 1687 #define FTFL_FCCOBB_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1688 #define FTFL_FCCOBB_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1689 #define FTFL_FCCOBB_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOBB_CCOBn_SHIFT))&FTFL_FCCOBB_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1690 /* FCCOBA Bit Fields */
gustavatmel 1:9c5af431a1f1 1691 #define FTFL_FCCOBA_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1692 #define FTFL_FCCOBA_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1693 #define FTFL_FCCOBA_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOBA_CCOBn_SHIFT))&FTFL_FCCOBA_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1694 /* FCCOB9 Bit Fields */
gustavatmel 1:9c5af431a1f1 1695 #define FTFL_FCCOB9_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1696 #define FTFL_FCCOB9_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1697 #define FTFL_FCCOB9_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOB9_CCOBn_SHIFT))&FTFL_FCCOB9_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1698 /* FCCOB8 Bit Fields */
gustavatmel 1:9c5af431a1f1 1699 #define FTFL_FCCOB8_CCOBn_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1700 #define FTFL_FCCOB8_CCOBn_SHIFT 0
gustavatmel 1:9c5af431a1f1 1701 #define FTFL_FCCOB8_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FCCOB8_CCOBn_SHIFT))&FTFL_FCCOB8_CCOBn_MASK)
gustavatmel 1:9c5af431a1f1 1702 /* FPROT3 Bit Fields */
gustavatmel 1:9c5af431a1f1 1703 #define FTFL_FPROT3_PROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1704 #define FTFL_FPROT3_PROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1705 #define FTFL_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FPROT3_PROT_SHIFT))&FTFL_FPROT3_PROT_MASK)
gustavatmel 1:9c5af431a1f1 1706 /* FPROT2 Bit Fields */
gustavatmel 1:9c5af431a1f1 1707 #define FTFL_FPROT2_PROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1708 #define FTFL_FPROT2_PROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1709 #define FTFL_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FPROT2_PROT_SHIFT))&FTFL_FPROT2_PROT_MASK)
gustavatmel 1:9c5af431a1f1 1710 /* FPROT1 Bit Fields */
gustavatmel 1:9c5af431a1f1 1711 #define FTFL_FPROT1_PROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1712 #define FTFL_FPROT1_PROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1713 #define FTFL_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FPROT1_PROT_SHIFT))&FTFL_FPROT1_PROT_MASK)
gustavatmel 1:9c5af431a1f1 1714 /* FPROT0 Bit Fields */
gustavatmel 1:9c5af431a1f1 1715 #define FTFL_FPROT0_PROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1716 #define FTFL_FPROT0_PROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1717 #define FTFL_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FPROT0_PROT_SHIFT))&FTFL_FPROT0_PROT_MASK)
gustavatmel 1:9c5af431a1f1 1718 /* FEPROT Bit Fields */
gustavatmel 1:9c5af431a1f1 1719 #define FTFL_FEPROT_EPROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1720 #define FTFL_FEPROT_EPROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1721 #define FTFL_FEPROT_EPROT(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FEPROT_EPROT_SHIFT))&FTFL_FEPROT_EPROT_MASK)
gustavatmel 1:9c5af431a1f1 1722 /* FDPROT Bit Fields */
gustavatmel 1:9c5af431a1f1 1723 #define FTFL_FDPROT_DPROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 1724 #define FTFL_FDPROT_DPROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1725 #define FTFL_FDPROT_DPROT(x) (((uint8_t)(((uint8_t)(x))<<FTFL_FDPROT_DPROT_SHIFT))&FTFL_FDPROT_DPROT_MASK)
gustavatmel 1:9c5af431a1f1 1726
gustavatmel 1:9c5af431a1f1 1727 /**
gustavatmel 1:9c5af431a1f1 1728 * @}
gustavatmel 1:9c5af431a1f1 1729 */ /* end of group FTFL_Register_Masks */
gustavatmel 1:9c5af431a1f1 1730
gustavatmel 1:9c5af431a1f1 1731
gustavatmel 1:9c5af431a1f1 1732 /* FTFL - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 1733 /** Peripheral FTFL base address */
gustavatmel 1:9c5af431a1f1 1734 #define FTFL_BASE (0x40020000u)
gustavatmel 1:9c5af431a1f1 1735 /** Peripheral FTFL base pointer */
gustavatmel 1:9c5af431a1f1 1736 #define FTFL ((FTFL_Type *)FTFL_BASE)
gustavatmel 1:9c5af431a1f1 1737
gustavatmel 1:9c5af431a1f1 1738 /**
gustavatmel 1:9c5af431a1f1 1739 * @}
gustavatmel 1:9c5af431a1f1 1740 */ /* end of group FTFL_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 1741
gustavatmel 1:9c5af431a1f1 1742
gustavatmel 1:9c5af431a1f1 1743 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 1744 -- FTM Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 1745 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 1746
gustavatmel 1:9c5af431a1f1 1747 /**
gustavatmel 1:9c5af431a1f1 1748 * @addtogroup FTM_Peripheral_Access_Layer FTM Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 1749 * @{
gustavatmel 1:9c5af431a1f1 1750 */
gustavatmel 1:9c5af431a1f1 1751
gustavatmel 1:9c5af431a1f1 1752 /** FTM - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 1753 typedef struct {
gustavatmel 1:9c5af431a1f1 1754 __IO uint32_t SC; /**< Status and Control, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 1755 __IO uint32_t CNT; /**< Counter, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 1756 __IO uint32_t MOD; /**< Modulo, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 1757 struct { /* offset: 0xC, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1758 __IO uint32_t CnSC; /**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1759 __IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
gustavatmel 1:9c5af431a1f1 1760 } CONTROLS[8];
gustavatmel 1:9c5af431a1f1 1761 __IO uint32_t CNTIN; /**< Counter Initial Value, offset: 0x4C */
gustavatmel 1:9c5af431a1f1 1762 __I uint32_t STATUS; /**< Capture and Compare Status, offset: 0x50 */
gustavatmel 1:9c5af431a1f1 1763 __IO uint32_t MODE; /**< Features Mode Selection, offset: 0x54 */
gustavatmel 1:9c5af431a1f1 1764 __IO uint32_t SYNC; /**< Synchronization, offset: 0x58 */
gustavatmel 1:9c5af431a1f1 1765 __IO uint32_t OUTINIT; /**< Initial State for Channels Output, offset: 0x5C */
gustavatmel 1:9c5af431a1f1 1766 __IO uint32_t OUTMASK; /**< Output Mask, offset: 0x60 */
gustavatmel 1:9c5af431a1f1 1767 __IO uint32_t COMBINE; /**< Function for Linked Channels, offset: 0x64 */
gustavatmel 1:9c5af431a1f1 1768 __IO uint32_t DEADTIME; /**< Deadtime Insertion Control, offset: 0x68 */
gustavatmel 1:9c5af431a1f1 1769 __IO uint32_t EXTTRIG; /**< FTM External Trigger, offset: 0x6C */
gustavatmel 1:9c5af431a1f1 1770 __IO uint32_t POL; /**< Channels Polarity, offset: 0x70 */
gustavatmel 1:9c5af431a1f1 1771 __IO uint32_t FMS; /**< Fault Mode Status, offset: 0x74 */
gustavatmel 1:9c5af431a1f1 1772 __IO uint32_t FILTER; /**< Input Capture Filter Control, offset: 0x78 */
gustavatmel 1:9c5af431a1f1 1773 __IO uint32_t FLTCTRL; /**< Fault Control, offset: 0x7C */
gustavatmel 1:9c5af431a1f1 1774 __IO uint32_t QDCTRL; /**< Quadrature Decoder Control and Status, offset: 0x80 */
gustavatmel 1:9c5af431a1f1 1775 __IO uint32_t CONF; /**< Configuration, offset: 0x84 */
gustavatmel 1:9c5af431a1f1 1776 __IO uint32_t FLTPOL; /**< FTM Fault Input Polarity, offset: 0x88 */
gustavatmel 1:9c5af431a1f1 1777 __IO uint32_t SYNCONF; /**< Synchronization Configuration, offset: 0x8C */
gustavatmel 1:9c5af431a1f1 1778 __IO uint32_t INVCTRL; /**< FTM Inverting Control, offset: 0x90 */
gustavatmel 1:9c5af431a1f1 1779 __IO uint32_t SWOCTRL; /**< FTM Software Output Control, offset: 0x94 */
gustavatmel 1:9c5af431a1f1 1780 __IO uint32_t PWMLOAD; /**< FTM PWM Load, offset: 0x98 */
gustavatmel 1:9c5af431a1f1 1781 } FTM_Type;
gustavatmel 1:9c5af431a1f1 1782
gustavatmel 1:9c5af431a1f1 1783 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 1784 -- FTM Register Masks
gustavatmel 1:9c5af431a1f1 1785 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 1786
gustavatmel 1:9c5af431a1f1 1787 /**
gustavatmel 1:9c5af431a1f1 1788 * @addtogroup FTM_Register_Masks FTM Register Masks
gustavatmel 1:9c5af431a1f1 1789 * @{
gustavatmel 1:9c5af431a1f1 1790 */
gustavatmel 1:9c5af431a1f1 1791
gustavatmel 1:9c5af431a1f1 1792 /* SC Bit Fields */
gustavatmel 1:9c5af431a1f1 1793 #define FTM_SC_PS_MASK 0x7u
gustavatmel 1:9c5af431a1f1 1794 #define FTM_SC_PS_SHIFT 0
gustavatmel 1:9c5af431a1f1 1795 #define FTM_SC_PS(x) (((uint32_t)(((uint32_t)(x))<<FTM_SC_PS_SHIFT))&FTM_SC_PS_MASK)
gustavatmel 1:9c5af431a1f1 1796 #define FTM_SC_CLKS_MASK 0x18u
gustavatmel 1:9c5af431a1f1 1797 #define FTM_SC_CLKS_SHIFT 3
gustavatmel 1:9c5af431a1f1 1798 #define FTM_SC_CLKS(x) (((uint32_t)(((uint32_t)(x))<<FTM_SC_CLKS_SHIFT))&FTM_SC_CLKS_MASK)
gustavatmel 1:9c5af431a1f1 1799 #define FTM_SC_CPWMS_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1800 #define FTM_SC_CPWMS_SHIFT 5
gustavatmel 1:9c5af431a1f1 1801 #define FTM_SC_TOIE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1802 #define FTM_SC_TOIE_SHIFT 6
gustavatmel 1:9c5af431a1f1 1803 #define FTM_SC_TOF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1804 #define FTM_SC_TOF_SHIFT 7
gustavatmel 1:9c5af431a1f1 1805 /* CNT Bit Fields */
gustavatmel 1:9c5af431a1f1 1806 #define FTM_CNT_COUNT_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 1807 #define FTM_CNT_COUNT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1808 #define FTM_CNT_COUNT(x) (((uint32_t)(((uint32_t)(x))<<FTM_CNT_COUNT_SHIFT))&FTM_CNT_COUNT_MASK)
gustavatmel 1:9c5af431a1f1 1809 /* MOD Bit Fields */
gustavatmel 1:9c5af431a1f1 1810 #define FTM_MOD_MOD_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 1811 #define FTM_MOD_MOD_SHIFT 0
gustavatmel 1:9c5af431a1f1 1812 #define FTM_MOD_MOD(x) (((uint32_t)(((uint32_t)(x))<<FTM_MOD_MOD_SHIFT))&FTM_MOD_MOD_MASK)
gustavatmel 1:9c5af431a1f1 1813 /* CnSC Bit Fields */
gustavatmel 1:9c5af431a1f1 1814 #define FTM_CnSC_DMA_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1815 #define FTM_CnSC_DMA_SHIFT 0
gustavatmel 1:9c5af431a1f1 1816 #define FTM_CnSC_ELSA_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1817 #define FTM_CnSC_ELSA_SHIFT 2
gustavatmel 1:9c5af431a1f1 1818 #define FTM_CnSC_ELSB_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1819 #define FTM_CnSC_ELSB_SHIFT 3
gustavatmel 1:9c5af431a1f1 1820 #define FTM_CnSC_MSA_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1821 #define FTM_CnSC_MSA_SHIFT 4
gustavatmel 1:9c5af431a1f1 1822 #define FTM_CnSC_MSB_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1823 #define FTM_CnSC_MSB_SHIFT 5
gustavatmel 1:9c5af431a1f1 1824 #define FTM_CnSC_CHIE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1825 #define FTM_CnSC_CHIE_SHIFT 6
gustavatmel 1:9c5af431a1f1 1826 #define FTM_CnSC_CHF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1827 #define FTM_CnSC_CHF_SHIFT 7
gustavatmel 1:9c5af431a1f1 1828 /* CnV Bit Fields */
gustavatmel 1:9c5af431a1f1 1829 #define FTM_CnV_VAL_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 1830 #define FTM_CnV_VAL_SHIFT 0
gustavatmel 1:9c5af431a1f1 1831 #define FTM_CnV_VAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_CnV_VAL_SHIFT))&FTM_CnV_VAL_MASK)
gustavatmel 1:9c5af431a1f1 1832 /* CNTIN Bit Fields */
gustavatmel 1:9c5af431a1f1 1833 #define FTM_CNTIN_INIT_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 1834 #define FTM_CNTIN_INIT_SHIFT 0
gustavatmel 1:9c5af431a1f1 1835 #define FTM_CNTIN_INIT(x) (((uint32_t)(((uint32_t)(x))<<FTM_CNTIN_INIT_SHIFT))&FTM_CNTIN_INIT_MASK)
gustavatmel 1:9c5af431a1f1 1836 /* STATUS Bit Fields */
gustavatmel 1:9c5af431a1f1 1837 #define FTM_STATUS_CH0F_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1838 #define FTM_STATUS_CH0F_SHIFT 0
gustavatmel 1:9c5af431a1f1 1839 #define FTM_STATUS_CH1F_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1840 #define FTM_STATUS_CH1F_SHIFT 1
gustavatmel 1:9c5af431a1f1 1841 #define FTM_STATUS_CH2F_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1842 #define FTM_STATUS_CH2F_SHIFT 2
gustavatmel 1:9c5af431a1f1 1843 #define FTM_STATUS_CH3F_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1844 #define FTM_STATUS_CH3F_SHIFT 3
gustavatmel 1:9c5af431a1f1 1845 #define FTM_STATUS_CH4F_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1846 #define FTM_STATUS_CH4F_SHIFT 4
gustavatmel 1:9c5af431a1f1 1847 #define FTM_STATUS_CH5F_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1848 #define FTM_STATUS_CH5F_SHIFT 5
gustavatmel 1:9c5af431a1f1 1849 #define FTM_STATUS_CH6F_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1850 #define FTM_STATUS_CH6F_SHIFT 6
gustavatmel 1:9c5af431a1f1 1851 #define FTM_STATUS_CH7F_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1852 #define FTM_STATUS_CH7F_SHIFT 7
gustavatmel 1:9c5af431a1f1 1853 /* MODE Bit Fields */
gustavatmel 1:9c5af431a1f1 1854 #define FTM_MODE_FTMEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1855 #define FTM_MODE_FTMEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 1856 #define FTM_MODE_INIT_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1857 #define FTM_MODE_INIT_SHIFT 1
gustavatmel 1:9c5af431a1f1 1858 #define FTM_MODE_WPDIS_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1859 #define FTM_MODE_WPDIS_SHIFT 2
gustavatmel 1:9c5af431a1f1 1860 #define FTM_MODE_PWMSYNC_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1861 #define FTM_MODE_PWMSYNC_SHIFT 3
gustavatmel 1:9c5af431a1f1 1862 #define FTM_MODE_CAPTEST_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1863 #define FTM_MODE_CAPTEST_SHIFT 4
gustavatmel 1:9c5af431a1f1 1864 #define FTM_MODE_FAULTM_MASK 0x60u
gustavatmel 1:9c5af431a1f1 1865 #define FTM_MODE_FAULTM_SHIFT 5
gustavatmel 1:9c5af431a1f1 1866 #define FTM_MODE_FAULTM(x) (((uint32_t)(((uint32_t)(x))<<FTM_MODE_FAULTM_SHIFT))&FTM_MODE_FAULTM_MASK)
gustavatmel 1:9c5af431a1f1 1867 #define FTM_MODE_FAULTIE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1868 #define FTM_MODE_FAULTIE_SHIFT 7
gustavatmel 1:9c5af431a1f1 1869 /* SYNC Bit Fields */
gustavatmel 1:9c5af431a1f1 1870 #define FTM_SYNC_CNTMIN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1871 #define FTM_SYNC_CNTMIN_SHIFT 0
gustavatmel 1:9c5af431a1f1 1872 #define FTM_SYNC_CNTMAX_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1873 #define FTM_SYNC_CNTMAX_SHIFT 1
gustavatmel 1:9c5af431a1f1 1874 #define FTM_SYNC_REINIT_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1875 #define FTM_SYNC_REINIT_SHIFT 2
gustavatmel 1:9c5af431a1f1 1876 #define FTM_SYNC_SYNCHOM_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1877 #define FTM_SYNC_SYNCHOM_SHIFT 3
gustavatmel 1:9c5af431a1f1 1878 #define FTM_SYNC_TRIG0_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1879 #define FTM_SYNC_TRIG0_SHIFT 4
gustavatmel 1:9c5af431a1f1 1880 #define FTM_SYNC_TRIG1_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1881 #define FTM_SYNC_TRIG1_SHIFT 5
gustavatmel 1:9c5af431a1f1 1882 #define FTM_SYNC_TRIG2_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1883 #define FTM_SYNC_TRIG2_SHIFT 6
gustavatmel 1:9c5af431a1f1 1884 #define FTM_SYNC_SWSYNC_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1885 #define FTM_SYNC_SWSYNC_SHIFT 7
gustavatmel 1:9c5af431a1f1 1886 /* OUTINIT Bit Fields */
gustavatmel 1:9c5af431a1f1 1887 #define FTM_OUTINIT_CH0OI_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1888 #define FTM_OUTINIT_CH0OI_SHIFT 0
gustavatmel 1:9c5af431a1f1 1889 #define FTM_OUTINIT_CH1OI_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1890 #define FTM_OUTINIT_CH1OI_SHIFT 1
gustavatmel 1:9c5af431a1f1 1891 #define FTM_OUTINIT_CH2OI_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1892 #define FTM_OUTINIT_CH2OI_SHIFT 2
gustavatmel 1:9c5af431a1f1 1893 #define FTM_OUTINIT_CH3OI_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1894 #define FTM_OUTINIT_CH3OI_SHIFT 3
gustavatmel 1:9c5af431a1f1 1895 #define FTM_OUTINIT_CH4OI_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1896 #define FTM_OUTINIT_CH4OI_SHIFT 4
gustavatmel 1:9c5af431a1f1 1897 #define FTM_OUTINIT_CH5OI_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1898 #define FTM_OUTINIT_CH5OI_SHIFT 5
gustavatmel 1:9c5af431a1f1 1899 #define FTM_OUTINIT_CH6OI_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1900 #define FTM_OUTINIT_CH6OI_SHIFT 6
gustavatmel 1:9c5af431a1f1 1901 #define FTM_OUTINIT_CH7OI_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1902 #define FTM_OUTINIT_CH7OI_SHIFT 7
gustavatmel 1:9c5af431a1f1 1903 /* OUTMASK Bit Fields */
gustavatmel 1:9c5af431a1f1 1904 #define FTM_OUTMASK_CH0OM_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1905 #define FTM_OUTMASK_CH0OM_SHIFT 0
gustavatmel 1:9c5af431a1f1 1906 #define FTM_OUTMASK_CH1OM_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1907 #define FTM_OUTMASK_CH1OM_SHIFT 1
gustavatmel 1:9c5af431a1f1 1908 #define FTM_OUTMASK_CH2OM_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1909 #define FTM_OUTMASK_CH2OM_SHIFT 2
gustavatmel 1:9c5af431a1f1 1910 #define FTM_OUTMASK_CH3OM_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1911 #define FTM_OUTMASK_CH3OM_SHIFT 3
gustavatmel 1:9c5af431a1f1 1912 #define FTM_OUTMASK_CH4OM_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1913 #define FTM_OUTMASK_CH4OM_SHIFT 4
gustavatmel 1:9c5af431a1f1 1914 #define FTM_OUTMASK_CH5OM_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1915 #define FTM_OUTMASK_CH5OM_SHIFT 5
gustavatmel 1:9c5af431a1f1 1916 #define FTM_OUTMASK_CH6OM_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1917 #define FTM_OUTMASK_CH6OM_SHIFT 6
gustavatmel 1:9c5af431a1f1 1918 #define FTM_OUTMASK_CH7OM_MASK 0x80u
gustavatmel 1:9c5af431a1f1 1919 #define FTM_OUTMASK_CH7OM_SHIFT 7
gustavatmel 1:9c5af431a1f1 1920 /* COMBINE Bit Fields */
gustavatmel 1:9c5af431a1f1 1921 #define FTM_COMBINE_COMBINE0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1922 #define FTM_COMBINE_COMBINE0_SHIFT 0
gustavatmel 1:9c5af431a1f1 1923 #define FTM_COMBINE_COMP0_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1924 #define FTM_COMBINE_COMP0_SHIFT 1
gustavatmel 1:9c5af431a1f1 1925 #define FTM_COMBINE_DECAPEN0_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1926 #define FTM_COMBINE_DECAPEN0_SHIFT 2
gustavatmel 1:9c5af431a1f1 1927 #define FTM_COMBINE_DECAP0_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1928 #define FTM_COMBINE_DECAP0_SHIFT 3
gustavatmel 1:9c5af431a1f1 1929 #define FTM_COMBINE_DTEN0_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1930 #define FTM_COMBINE_DTEN0_SHIFT 4
gustavatmel 1:9c5af431a1f1 1931 #define FTM_COMBINE_SYNCEN0_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1932 #define FTM_COMBINE_SYNCEN0_SHIFT 5
gustavatmel 1:9c5af431a1f1 1933 #define FTM_COMBINE_FAULTEN0_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1934 #define FTM_COMBINE_FAULTEN0_SHIFT 6
gustavatmel 1:9c5af431a1f1 1935 #define FTM_COMBINE_COMBINE1_MASK 0x100u
gustavatmel 1:9c5af431a1f1 1936 #define FTM_COMBINE_COMBINE1_SHIFT 8
gustavatmel 1:9c5af431a1f1 1937 #define FTM_COMBINE_COMP1_MASK 0x200u
gustavatmel 1:9c5af431a1f1 1938 #define FTM_COMBINE_COMP1_SHIFT 9
gustavatmel 1:9c5af431a1f1 1939 #define FTM_COMBINE_DECAPEN1_MASK 0x400u
gustavatmel 1:9c5af431a1f1 1940 #define FTM_COMBINE_DECAPEN1_SHIFT 10
gustavatmel 1:9c5af431a1f1 1941 #define FTM_COMBINE_DECAP1_MASK 0x800u
gustavatmel 1:9c5af431a1f1 1942 #define FTM_COMBINE_DECAP1_SHIFT 11
gustavatmel 1:9c5af431a1f1 1943 #define FTM_COMBINE_DTEN1_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 1944 #define FTM_COMBINE_DTEN1_SHIFT 12
gustavatmel 1:9c5af431a1f1 1945 #define FTM_COMBINE_SYNCEN1_MASK 0x2000u
gustavatmel 1:9c5af431a1f1 1946 #define FTM_COMBINE_SYNCEN1_SHIFT 13
gustavatmel 1:9c5af431a1f1 1947 #define FTM_COMBINE_FAULTEN1_MASK 0x4000u
gustavatmel 1:9c5af431a1f1 1948 #define FTM_COMBINE_FAULTEN1_SHIFT 14
gustavatmel 1:9c5af431a1f1 1949 #define FTM_COMBINE_COMBINE2_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 1950 #define FTM_COMBINE_COMBINE2_SHIFT 16
gustavatmel 1:9c5af431a1f1 1951 #define FTM_COMBINE_COMP2_MASK 0x20000u
gustavatmel 1:9c5af431a1f1 1952 #define FTM_COMBINE_COMP2_SHIFT 17
gustavatmel 1:9c5af431a1f1 1953 #define FTM_COMBINE_DECAPEN2_MASK 0x40000u
gustavatmel 1:9c5af431a1f1 1954 #define FTM_COMBINE_DECAPEN2_SHIFT 18
gustavatmel 1:9c5af431a1f1 1955 #define FTM_COMBINE_DECAP2_MASK 0x80000u
gustavatmel 1:9c5af431a1f1 1956 #define FTM_COMBINE_DECAP2_SHIFT 19
gustavatmel 1:9c5af431a1f1 1957 #define FTM_COMBINE_DTEN2_MASK 0x100000u
gustavatmel 1:9c5af431a1f1 1958 #define FTM_COMBINE_DTEN2_SHIFT 20
gustavatmel 1:9c5af431a1f1 1959 #define FTM_COMBINE_SYNCEN2_MASK 0x200000u
gustavatmel 1:9c5af431a1f1 1960 #define FTM_COMBINE_SYNCEN2_SHIFT 21
gustavatmel 1:9c5af431a1f1 1961 #define FTM_COMBINE_FAULTEN2_MASK 0x400000u
gustavatmel 1:9c5af431a1f1 1962 #define FTM_COMBINE_FAULTEN2_SHIFT 22
gustavatmel 1:9c5af431a1f1 1963 #define FTM_COMBINE_COMBINE3_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 1964 #define FTM_COMBINE_COMBINE3_SHIFT 24
gustavatmel 1:9c5af431a1f1 1965 #define FTM_COMBINE_COMP3_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 1966 #define FTM_COMBINE_COMP3_SHIFT 25
gustavatmel 1:9c5af431a1f1 1967 #define FTM_COMBINE_DECAPEN3_MASK 0x4000000u
gustavatmel 1:9c5af431a1f1 1968 #define FTM_COMBINE_DECAPEN3_SHIFT 26
gustavatmel 1:9c5af431a1f1 1969 #define FTM_COMBINE_DECAP3_MASK 0x8000000u
gustavatmel 1:9c5af431a1f1 1970 #define FTM_COMBINE_DECAP3_SHIFT 27
gustavatmel 1:9c5af431a1f1 1971 #define FTM_COMBINE_DTEN3_MASK 0x10000000u
gustavatmel 1:9c5af431a1f1 1972 #define FTM_COMBINE_DTEN3_SHIFT 28
gustavatmel 1:9c5af431a1f1 1973 #define FTM_COMBINE_SYNCEN3_MASK 0x20000000u
gustavatmel 1:9c5af431a1f1 1974 #define FTM_COMBINE_SYNCEN3_SHIFT 29
gustavatmel 1:9c5af431a1f1 1975 #define FTM_COMBINE_FAULTEN3_MASK 0x40000000u
gustavatmel 1:9c5af431a1f1 1976 #define FTM_COMBINE_FAULTEN3_SHIFT 30
gustavatmel 1:9c5af431a1f1 1977 /* DEADTIME Bit Fields */
gustavatmel 1:9c5af431a1f1 1978 #define FTM_DEADTIME_DTVAL_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 1979 #define FTM_DEADTIME_DTVAL_SHIFT 0
gustavatmel 1:9c5af431a1f1 1980 #define FTM_DEADTIME_DTVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_DEADTIME_DTVAL_SHIFT))&FTM_DEADTIME_DTVAL_MASK)
gustavatmel 1:9c5af431a1f1 1981 #define FTM_DEADTIME_DTPS_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 1982 #define FTM_DEADTIME_DTPS_SHIFT 6
gustavatmel 1:9c5af431a1f1 1983 #define FTM_DEADTIME_DTPS(x) (((uint32_t)(((uint32_t)(x))<<FTM_DEADTIME_DTPS_SHIFT))&FTM_DEADTIME_DTPS_MASK)
gustavatmel 1:9c5af431a1f1 1984 /* EXTTRIG Bit Fields */
gustavatmel 1:9c5af431a1f1 1985 #define FTM_EXTTRIG_CH2TRIG_MASK 0x1u
gustavatmel 1:9c5af431a1f1 1986 #define FTM_EXTTRIG_CH2TRIG_SHIFT 0
gustavatmel 1:9c5af431a1f1 1987 #define FTM_EXTTRIG_CH3TRIG_MASK 0x2u
gustavatmel 1:9c5af431a1f1 1988 #define FTM_EXTTRIG_CH3TRIG_SHIFT 1
gustavatmel 1:9c5af431a1f1 1989 #define FTM_EXTTRIG_CH4TRIG_MASK 0x4u
gustavatmel 1:9c5af431a1f1 1990 #define FTM_EXTTRIG_CH4TRIG_SHIFT 2
gustavatmel 1:9c5af431a1f1 1991 #define FTM_EXTTRIG_CH5TRIG_MASK 0x8u
gustavatmel 1:9c5af431a1f1 1992 #define FTM_EXTTRIG_CH5TRIG_SHIFT 3
gustavatmel 1:9c5af431a1f1 1993 #define FTM_EXTTRIG_CH0TRIG_MASK 0x10u
gustavatmel 1:9c5af431a1f1 1994 #define FTM_EXTTRIG_CH0TRIG_SHIFT 4
gustavatmel 1:9c5af431a1f1 1995 #define FTM_EXTTRIG_CH1TRIG_MASK 0x20u
gustavatmel 1:9c5af431a1f1 1996 #define FTM_EXTTRIG_CH1TRIG_SHIFT 5
gustavatmel 1:9c5af431a1f1 1997 #define FTM_EXTTRIG_INITTRIGEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 1998 #define FTM_EXTTRIG_INITTRIGEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 1999 #define FTM_EXTTRIG_TRIGF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2000 #define FTM_EXTTRIG_TRIGF_SHIFT 7
gustavatmel 1:9c5af431a1f1 2001 /* POL Bit Fields */
gustavatmel 1:9c5af431a1f1 2002 #define FTM_POL_POL0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2003 #define FTM_POL_POL0_SHIFT 0
gustavatmel 1:9c5af431a1f1 2004 #define FTM_POL_POL1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2005 #define FTM_POL_POL1_SHIFT 1
gustavatmel 1:9c5af431a1f1 2006 #define FTM_POL_POL2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2007 #define FTM_POL_POL2_SHIFT 2
gustavatmel 1:9c5af431a1f1 2008 #define FTM_POL_POL3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2009 #define FTM_POL_POL3_SHIFT 3
gustavatmel 1:9c5af431a1f1 2010 #define FTM_POL_POL4_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2011 #define FTM_POL_POL4_SHIFT 4
gustavatmel 1:9c5af431a1f1 2012 #define FTM_POL_POL5_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2013 #define FTM_POL_POL5_SHIFT 5
gustavatmel 1:9c5af431a1f1 2014 #define FTM_POL_POL6_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2015 #define FTM_POL_POL6_SHIFT 6
gustavatmel 1:9c5af431a1f1 2016 #define FTM_POL_POL7_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2017 #define FTM_POL_POL7_SHIFT 7
gustavatmel 1:9c5af431a1f1 2018 /* FMS Bit Fields */
gustavatmel 1:9c5af431a1f1 2019 #define FTM_FMS_FAULTF0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2020 #define FTM_FMS_FAULTF0_SHIFT 0
gustavatmel 1:9c5af431a1f1 2021 #define FTM_FMS_FAULTF1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2022 #define FTM_FMS_FAULTF1_SHIFT 1
gustavatmel 1:9c5af431a1f1 2023 #define FTM_FMS_FAULTF2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2024 #define FTM_FMS_FAULTF2_SHIFT 2
gustavatmel 1:9c5af431a1f1 2025 #define FTM_FMS_FAULTF3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2026 #define FTM_FMS_FAULTF3_SHIFT 3
gustavatmel 1:9c5af431a1f1 2027 #define FTM_FMS_FAULTIN_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2028 #define FTM_FMS_FAULTIN_SHIFT 5
gustavatmel 1:9c5af431a1f1 2029 #define FTM_FMS_WPEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2030 #define FTM_FMS_WPEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 2031 #define FTM_FMS_FAULTF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2032 #define FTM_FMS_FAULTF_SHIFT 7
gustavatmel 1:9c5af431a1f1 2033 /* FILTER Bit Fields */
gustavatmel 1:9c5af431a1f1 2034 #define FTM_FILTER_CH0FVAL_MASK 0xFu
gustavatmel 1:9c5af431a1f1 2035 #define FTM_FILTER_CH0FVAL_SHIFT 0
gustavatmel 1:9c5af431a1f1 2036 #define FTM_FILTER_CH0FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH0FVAL_SHIFT))&FTM_FILTER_CH0FVAL_MASK)
gustavatmel 1:9c5af431a1f1 2037 #define FTM_FILTER_CH1FVAL_MASK 0xF0u
gustavatmel 1:9c5af431a1f1 2038 #define FTM_FILTER_CH1FVAL_SHIFT 4
gustavatmel 1:9c5af431a1f1 2039 #define FTM_FILTER_CH1FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH1FVAL_SHIFT))&FTM_FILTER_CH1FVAL_MASK)
gustavatmel 1:9c5af431a1f1 2040 #define FTM_FILTER_CH2FVAL_MASK 0xF00u
gustavatmel 1:9c5af431a1f1 2041 #define FTM_FILTER_CH2FVAL_SHIFT 8
gustavatmel 1:9c5af431a1f1 2042 #define FTM_FILTER_CH2FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH2FVAL_SHIFT))&FTM_FILTER_CH2FVAL_MASK)
gustavatmel 1:9c5af431a1f1 2043 #define FTM_FILTER_CH3FVAL_MASK 0xF000u
gustavatmel 1:9c5af431a1f1 2044 #define FTM_FILTER_CH3FVAL_SHIFT 12
gustavatmel 1:9c5af431a1f1 2045 #define FTM_FILTER_CH3FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH3FVAL_SHIFT))&FTM_FILTER_CH3FVAL_MASK)
gustavatmel 1:9c5af431a1f1 2046 /* FLTCTRL Bit Fields */
gustavatmel 1:9c5af431a1f1 2047 #define FTM_FLTCTRL_FAULT0EN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2048 #define FTM_FLTCTRL_FAULT0EN_SHIFT 0
gustavatmel 1:9c5af431a1f1 2049 #define FTM_FLTCTRL_FAULT1EN_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2050 #define FTM_FLTCTRL_FAULT1EN_SHIFT 1
gustavatmel 1:9c5af431a1f1 2051 #define FTM_FLTCTRL_FAULT2EN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2052 #define FTM_FLTCTRL_FAULT2EN_SHIFT 2
gustavatmel 1:9c5af431a1f1 2053 #define FTM_FLTCTRL_FAULT3EN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2054 #define FTM_FLTCTRL_FAULT3EN_SHIFT 3
gustavatmel 1:9c5af431a1f1 2055 #define FTM_FLTCTRL_FFLTR0EN_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2056 #define FTM_FLTCTRL_FFLTR0EN_SHIFT 4
gustavatmel 1:9c5af431a1f1 2057 #define FTM_FLTCTRL_FFLTR1EN_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2058 #define FTM_FLTCTRL_FFLTR1EN_SHIFT 5
gustavatmel 1:9c5af431a1f1 2059 #define FTM_FLTCTRL_FFLTR2EN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2060 #define FTM_FLTCTRL_FFLTR2EN_SHIFT 6
gustavatmel 1:9c5af431a1f1 2061 #define FTM_FLTCTRL_FFLTR3EN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2062 #define FTM_FLTCTRL_FFLTR3EN_SHIFT 7
gustavatmel 1:9c5af431a1f1 2063 #define FTM_FLTCTRL_FFVAL_MASK 0xF00u
gustavatmel 1:9c5af431a1f1 2064 #define FTM_FLTCTRL_FFVAL_SHIFT 8
gustavatmel 1:9c5af431a1f1 2065 #define FTM_FLTCTRL_FFVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FFVAL_SHIFT))&FTM_FLTCTRL_FFVAL_MASK)
gustavatmel 1:9c5af431a1f1 2066 /* QDCTRL Bit Fields */
gustavatmel 1:9c5af431a1f1 2067 #define FTM_QDCTRL_QUADEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2068 #define FTM_QDCTRL_QUADEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 2069 #define FTM_QDCTRL_TOFDIR_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2070 #define FTM_QDCTRL_TOFDIR_SHIFT 1
gustavatmel 1:9c5af431a1f1 2071 #define FTM_QDCTRL_QUADIR_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2072 #define FTM_QDCTRL_QUADIR_SHIFT 2
gustavatmel 1:9c5af431a1f1 2073 #define FTM_QDCTRL_QUADMODE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2074 #define FTM_QDCTRL_QUADMODE_SHIFT 3
gustavatmel 1:9c5af431a1f1 2075 #define FTM_QDCTRL_PHBPOL_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2076 #define FTM_QDCTRL_PHBPOL_SHIFT 4
gustavatmel 1:9c5af431a1f1 2077 #define FTM_QDCTRL_PHAPOL_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2078 #define FTM_QDCTRL_PHAPOL_SHIFT 5
gustavatmel 1:9c5af431a1f1 2079 #define FTM_QDCTRL_PHBFLTREN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2080 #define FTM_QDCTRL_PHBFLTREN_SHIFT 6
gustavatmel 1:9c5af431a1f1 2081 #define FTM_QDCTRL_PHAFLTREN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2082 #define FTM_QDCTRL_PHAFLTREN_SHIFT 7
gustavatmel 1:9c5af431a1f1 2083 /* CONF Bit Fields */
gustavatmel 1:9c5af431a1f1 2084 #define FTM_CONF_NUMTOF_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 2085 #define FTM_CONF_NUMTOF_SHIFT 0
gustavatmel 1:9c5af431a1f1 2086 #define FTM_CONF_NUMTOF(x) (((uint32_t)(((uint32_t)(x))<<FTM_CONF_NUMTOF_SHIFT))&FTM_CONF_NUMTOF_MASK)
gustavatmel 1:9c5af431a1f1 2087 #define FTM_CONF_BDMMODE_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 2088 #define FTM_CONF_BDMMODE_SHIFT 6
gustavatmel 1:9c5af431a1f1 2089 #define FTM_CONF_BDMMODE(x) (((uint32_t)(((uint32_t)(x))<<FTM_CONF_BDMMODE_SHIFT))&FTM_CONF_BDMMODE_MASK)
gustavatmel 1:9c5af431a1f1 2090 #define FTM_CONF_GTBEEN_MASK 0x200u
gustavatmel 1:9c5af431a1f1 2091 #define FTM_CONF_GTBEEN_SHIFT 9
gustavatmel 1:9c5af431a1f1 2092 #define FTM_CONF_GTBEOUT_MASK 0x400u
gustavatmel 1:9c5af431a1f1 2093 #define FTM_CONF_GTBEOUT_SHIFT 10
gustavatmel 1:9c5af431a1f1 2094 /* FLTPOL Bit Fields */
gustavatmel 1:9c5af431a1f1 2095 #define FTM_FLTPOL_FLT0POL_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2096 #define FTM_FLTPOL_FLT0POL_SHIFT 0
gustavatmel 1:9c5af431a1f1 2097 #define FTM_FLTPOL_FLT1POL_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2098 #define FTM_FLTPOL_FLT1POL_SHIFT 1
gustavatmel 1:9c5af431a1f1 2099 #define FTM_FLTPOL_FLT2POL_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2100 #define FTM_FLTPOL_FLT2POL_SHIFT 2
gustavatmel 1:9c5af431a1f1 2101 #define FTM_FLTPOL_FLT3POL_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2102 #define FTM_FLTPOL_FLT3POL_SHIFT 3
gustavatmel 1:9c5af431a1f1 2103 /* SYNCONF Bit Fields */
gustavatmel 1:9c5af431a1f1 2104 #define FTM_SYNCONF_HWTRIGMODE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2105 #define FTM_SYNCONF_HWTRIGMODE_SHIFT 0
gustavatmel 1:9c5af431a1f1 2106 #define FTM_SYNCONF_CNTINC_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2107 #define FTM_SYNCONF_CNTINC_SHIFT 2
gustavatmel 1:9c5af431a1f1 2108 #define FTM_SYNCONF_INVC_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2109 #define FTM_SYNCONF_INVC_SHIFT 4
gustavatmel 1:9c5af431a1f1 2110 #define FTM_SYNCONF_SWOC_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2111 #define FTM_SYNCONF_SWOC_SHIFT 5
gustavatmel 1:9c5af431a1f1 2112 #define FTM_SYNCONF_SYNCMODE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2113 #define FTM_SYNCONF_SYNCMODE_SHIFT 7
gustavatmel 1:9c5af431a1f1 2114 #define FTM_SYNCONF_SWRSTCNT_MASK 0x100u
gustavatmel 1:9c5af431a1f1 2115 #define FTM_SYNCONF_SWRSTCNT_SHIFT 8
gustavatmel 1:9c5af431a1f1 2116 #define FTM_SYNCONF_SWWRBUF_MASK 0x200u
gustavatmel 1:9c5af431a1f1 2117 #define FTM_SYNCONF_SWWRBUF_SHIFT 9
gustavatmel 1:9c5af431a1f1 2118 #define FTM_SYNCONF_SWOM_MASK 0x400u
gustavatmel 1:9c5af431a1f1 2119 #define FTM_SYNCONF_SWOM_SHIFT 10
gustavatmel 1:9c5af431a1f1 2120 #define FTM_SYNCONF_SWINVC_MASK 0x800u
gustavatmel 1:9c5af431a1f1 2121 #define FTM_SYNCONF_SWINVC_SHIFT 11
gustavatmel 1:9c5af431a1f1 2122 #define FTM_SYNCONF_SWSOC_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 2123 #define FTM_SYNCONF_SWSOC_SHIFT 12
gustavatmel 1:9c5af431a1f1 2124 #define FTM_SYNCONF_HWRSTCNT_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 2125 #define FTM_SYNCONF_HWRSTCNT_SHIFT 16
gustavatmel 1:9c5af431a1f1 2126 #define FTM_SYNCONF_HWWRBUF_MASK 0x20000u
gustavatmel 1:9c5af431a1f1 2127 #define FTM_SYNCONF_HWWRBUF_SHIFT 17
gustavatmel 1:9c5af431a1f1 2128 #define FTM_SYNCONF_HWOM_MASK 0x40000u
gustavatmel 1:9c5af431a1f1 2129 #define FTM_SYNCONF_HWOM_SHIFT 18
gustavatmel 1:9c5af431a1f1 2130 #define FTM_SYNCONF_HWINVC_MASK 0x80000u
gustavatmel 1:9c5af431a1f1 2131 #define FTM_SYNCONF_HWINVC_SHIFT 19
gustavatmel 1:9c5af431a1f1 2132 #define FTM_SYNCONF_HWSOC_MASK 0x100000u
gustavatmel 1:9c5af431a1f1 2133 #define FTM_SYNCONF_HWSOC_SHIFT 20
gustavatmel 1:9c5af431a1f1 2134 /* INVCTRL Bit Fields */
gustavatmel 1:9c5af431a1f1 2135 #define FTM_INVCTRL_INV0EN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2136 #define FTM_INVCTRL_INV0EN_SHIFT 0
gustavatmel 1:9c5af431a1f1 2137 #define FTM_INVCTRL_INV1EN_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2138 #define FTM_INVCTRL_INV1EN_SHIFT 1
gustavatmel 1:9c5af431a1f1 2139 #define FTM_INVCTRL_INV2EN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2140 #define FTM_INVCTRL_INV2EN_SHIFT 2
gustavatmel 1:9c5af431a1f1 2141 #define FTM_INVCTRL_INV3EN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2142 #define FTM_INVCTRL_INV3EN_SHIFT 3
gustavatmel 1:9c5af431a1f1 2143 /* SWOCTRL Bit Fields */
gustavatmel 1:9c5af431a1f1 2144 #define FTM_SWOCTRL_CH0OC_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2145 #define FTM_SWOCTRL_CH0OC_SHIFT 0
gustavatmel 1:9c5af431a1f1 2146 #define FTM_SWOCTRL_CH1OC_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2147 #define FTM_SWOCTRL_CH1OC_SHIFT 1
gustavatmel 1:9c5af431a1f1 2148 #define FTM_SWOCTRL_CH2OC_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2149 #define FTM_SWOCTRL_CH2OC_SHIFT 2
gustavatmel 1:9c5af431a1f1 2150 #define FTM_SWOCTRL_CH3OC_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2151 #define FTM_SWOCTRL_CH3OC_SHIFT 3
gustavatmel 1:9c5af431a1f1 2152 #define FTM_SWOCTRL_CH4OC_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2153 #define FTM_SWOCTRL_CH4OC_SHIFT 4
gustavatmel 1:9c5af431a1f1 2154 #define FTM_SWOCTRL_CH5OC_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2155 #define FTM_SWOCTRL_CH5OC_SHIFT 5
gustavatmel 1:9c5af431a1f1 2156 #define FTM_SWOCTRL_CH6OC_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2157 #define FTM_SWOCTRL_CH6OC_SHIFT 6
gustavatmel 1:9c5af431a1f1 2158 #define FTM_SWOCTRL_CH7OC_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2159 #define FTM_SWOCTRL_CH7OC_SHIFT 7
gustavatmel 1:9c5af431a1f1 2160 #define FTM_SWOCTRL_CH0OCV_MASK 0x100u
gustavatmel 1:9c5af431a1f1 2161 #define FTM_SWOCTRL_CH0OCV_SHIFT 8
gustavatmel 1:9c5af431a1f1 2162 #define FTM_SWOCTRL_CH1OCV_MASK 0x200u
gustavatmel 1:9c5af431a1f1 2163 #define FTM_SWOCTRL_CH1OCV_SHIFT 9
gustavatmel 1:9c5af431a1f1 2164 #define FTM_SWOCTRL_CH2OCV_MASK 0x400u
gustavatmel 1:9c5af431a1f1 2165 #define FTM_SWOCTRL_CH2OCV_SHIFT 10
gustavatmel 1:9c5af431a1f1 2166 #define FTM_SWOCTRL_CH3OCV_MASK 0x800u
gustavatmel 1:9c5af431a1f1 2167 #define FTM_SWOCTRL_CH3OCV_SHIFT 11
gustavatmel 1:9c5af431a1f1 2168 #define FTM_SWOCTRL_CH4OCV_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 2169 #define FTM_SWOCTRL_CH4OCV_SHIFT 12
gustavatmel 1:9c5af431a1f1 2170 #define FTM_SWOCTRL_CH5OCV_MASK 0x2000u
gustavatmel 1:9c5af431a1f1 2171 #define FTM_SWOCTRL_CH5OCV_SHIFT 13
gustavatmel 1:9c5af431a1f1 2172 #define FTM_SWOCTRL_CH6OCV_MASK 0x4000u
gustavatmel 1:9c5af431a1f1 2173 #define FTM_SWOCTRL_CH6OCV_SHIFT 14
gustavatmel 1:9c5af431a1f1 2174 #define FTM_SWOCTRL_CH7OCV_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 2175 #define FTM_SWOCTRL_CH7OCV_SHIFT 15
gustavatmel 1:9c5af431a1f1 2176 /* PWMLOAD Bit Fields */
gustavatmel 1:9c5af431a1f1 2177 #define FTM_PWMLOAD_CH0SEL_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2178 #define FTM_PWMLOAD_CH0SEL_SHIFT 0
gustavatmel 1:9c5af431a1f1 2179 #define FTM_PWMLOAD_CH1SEL_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2180 #define FTM_PWMLOAD_CH1SEL_SHIFT 1
gustavatmel 1:9c5af431a1f1 2181 #define FTM_PWMLOAD_CH2SEL_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2182 #define FTM_PWMLOAD_CH2SEL_SHIFT 2
gustavatmel 1:9c5af431a1f1 2183 #define FTM_PWMLOAD_CH3SEL_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2184 #define FTM_PWMLOAD_CH3SEL_SHIFT 3
gustavatmel 1:9c5af431a1f1 2185 #define FTM_PWMLOAD_CH4SEL_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2186 #define FTM_PWMLOAD_CH4SEL_SHIFT 4
gustavatmel 1:9c5af431a1f1 2187 #define FTM_PWMLOAD_CH5SEL_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2188 #define FTM_PWMLOAD_CH5SEL_SHIFT 5
gustavatmel 1:9c5af431a1f1 2189 #define FTM_PWMLOAD_CH6SEL_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2190 #define FTM_PWMLOAD_CH6SEL_SHIFT 6
gustavatmel 1:9c5af431a1f1 2191 #define FTM_PWMLOAD_CH7SEL_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2192 #define FTM_PWMLOAD_CH7SEL_SHIFT 7
gustavatmel 1:9c5af431a1f1 2193 #define FTM_PWMLOAD_LDOK_MASK 0x200u
gustavatmel 1:9c5af431a1f1 2194 #define FTM_PWMLOAD_LDOK_SHIFT 9
gustavatmel 1:9c5af431a1f1 2195
gustavatmel 1:9c5af431a1f1 2196 /**
gustavatmel 1:9c5af431a1f1 2197 * @}
gustavatmel 1:9c5af431a1f1 2198 */ /* end of group FTM_Register_Masks */
gustavatmel 1:9c5af431a1f1 2199
gustavatmel 1:9c5af431a1f1 2200
gustavatmel 1:9c5af431a1f1 2201 /* FTM - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 2202 /** Peripheral FTM0 base address */
gustavatmel 1:9c5af431a1f1 2203 #define FTM0_BASE (0x40038000u)
gustavatmel 1:9c5af431a1f1 2204 /** Peripheral FTM0 base pointer */
gustavatmel 1:9c5af431a1f1 2205 #define FTM0 ((FTM_Type *)FTM0_BASE)
gustavatmel 1:9c5af431a1f1 2206 /** Peripheral FTM1 base address */
gustavatmel 1:9c5af431a1f1 2207 #define FTM1_BASE (0x40039000u)
gustavatmel 1:9c5af431a1f1 2208 /** Peripheral FTM1 base pointer */
gustavatmel 1:9c5af431a1f1 2209 #define FTM1 ((FTM_Type *)FTM1_BASE)
gustavatmel 1:9c5af431a1f1 2210
gustavatmel 1:9c5af431a1f1 2211 /**
gustavatmel 1:9c5af431a1f1 2212 * @}
gustavatmel 1:9c5af431a1f1 2213 */ /* end of group FTM_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 2214
gustavatmel 1:9c5af431a1f1 2215
gustavatmel 1:9c5af431a1f1 2216 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 2217 -- GPIO Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 2218 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 2219
gustavatmel 1:9c5af431a1f1 2220 /**
gustavatmel 1:9c5af431a1f1 2221 * @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 2222 * @{
gustavatmel 1:9c5af431a1f1 2223 */
gustavatmel 1:9c5af431a1f1 2224
gustavatmel 1:9c5af431a1f1 2225 /** GPIO - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 2226 typedef struct {
gustavatmel 1:9c5af431a1f1 2227 __IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 2228 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 2229 __O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 2230 __O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 2231 __I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
gustavatmel 1:9c5af431a1f1 2232 __IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
gustavatmel 1:9c5af431a1f1 2233 } GPIO_Type;
gustavatmel 1:9c5af431a1f1 2234
gustavatmel 1:9c5af431a1f1 2235 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 2236 -- GPIO Register Masks
gustavatmel 1:9c5af431a1f1 2237 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 2238
gustavatmel 1:9c5af431a1f1 2239 /**
gustavatmel 1:9c5af431a1f1 2240 * @addtogroup GPIO_Register_Masks GPIO Register Masks
gustavatmel 1:9c5af431a1f1 2241 * @{
gustavatmel 1:9c5af431a1f1 2242 */
gustavatmel 1:9c5af431a1f1 2243
gustavatmel 1:9c5af431a1f1 2244 /* PDOR Bit Fields */
gustavatmel 1:9c5af431a1f1 2245 #define GPIO_PDOR_PDO_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 2246 #define GPIO_PDOR_PDO_SHIFT 0
gustavatmel 1:9c5af431a1f1 2247 #define GPIO_PDOR_PDO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDOR_PDO_SHIFT))&GPIO_PDOR_PDO_MASK)
gustavatmel 1:9c5af431a1f1 2248 /* PSOR Bit Fields */
gustavatmel 1:9c5af431a1f1 2249 #define GPIO_PSOR_PTSO_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 2250 #define GPIO_PSOR_PTSO_SHIFT 0
gustavatmel 1:9c5af431a1f1 2251 #define GPIO_PSOR_PTSO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PSOR_PTSO_SHIFT))&GPIO_PSOR_PTSO_MASK)
gustavatmel 1:9c5af431a1f1 2252 /* PCOR Bit Fields */
gustavatmel 1:9c5af431a1f1 2253 #define GPIO_PCOR_PTCO_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 2254 #define GPIO_PCOR_PTCO_SHIFT 0
gustavatmel 1:9c5af431a1f1 2255 #define GPIO_PCOR_PTCO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PCOR_PTCO_SHIFT))&GPIO_PCOR_PTCO_MASK)
gustavatmel 1:9c5af431a1f1 2256 /* PTOR Bit Fields */
gustavatmel 1:9c5af431a1f1 2257 #define GPIO_PTOR_PTTO_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 2258 #define GPIO_PTOR_PTTO_SHIFT 0
gustavatmel 1:9c5af431a1f1 2259 #define GPIO_PTOR_PTTO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PTOR_PTTO_SHIFT))&GPIO_PTOR_PTTO_MASK)
gustavatmel 1:9c5af431a1f1 2260 /* PDIR Bit Fields */
gustavatmel 1:9c5af431a1f1 2261 #define GPIO_PDIR_PDI_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 2262 #define GPIO_PDIR_PDI_SHIFT 0
gustavatmel 1:9c5af431a1f1 2263 #define GPIO_PDIR_PDI(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDIR_PDI_SHIFT))&GPIO_PDIR_PDI_MASK)
gustavatmel 1:9c5af431a1f1 2264 /* PDDR Bit Fields */
gustavatmel 1:9c5af431a1f1 2265 #define GPIO_PDDR_PDD_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 2266 #define GPIO_PDDR_PDD_SHIFT 0
gustavatmel 1:9c5af431a1f1 2267 #define GPIO_PDDR_PDD(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDDR_PDD_SHIFT))&GPIO_PDDR_PDD_MASK)
gustavatmel 1:9c5af431a1f1 2268
gustavatmel 1:9c5af431a1f1 2269 /**
gustavatmel 1:9c5af431a1f1 2270 * @}
gustavatmel 1:9c5af431a1f1 2271 */ /* end of group GPIO_Register_Masks */
gustavatmel 1:9c5af431a1f1 2272
gustavatmel 1:9c5af431a1f1 2273
gustavatmel 1:9c5af431a1f1 2274 /* GPIO - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 2275 /** Peripheral PTA base address */
gustavatmel 1:9c5af431a1f1 2276 #define PTA_BASE (0x400FF000u)
gustavatmel 1:9c5af431a1f1 2277 /** Peripheral PTA base pointer */
gustavatmel 1:9c5af431a1f1 2278 #define PTA ((GPIO_Type *)PTA_BASE)
gustavatmel 1:9c5af431a1f1 2279 /** Peripheral PTB base address */
gustavatmel 1:9c5af431a1f1 2280 #define PTB_BASE (0x400FF040u)
gustavatmel 1:9c5af431a1f1 2281 /** Peripheral PTB base pointer */
gustavatmel 1:9c5af431a1f1 2282 #define PTB ((GPIO_Type *)PTB_BASE)
gustavatmel 1:9c5af431a1f1 2283 /** Peripheral PTC base address */
gustavatmel 1:9c5af431a1f1 2284 #define PTC_BASE (0x400FF080u)
gustavatmel 1:9c5af431a1f1 2285 /** Peripheral PTC base pointer */
gustavatmel 1:9c5af431a1f1 2286 #define PTC ((GPIO_Type *)PTC_BASE)
gustavatmel 1:9c5af431a1f1 2287 /** Peripheral PTD base address */
gustavatmel 1:9c5af431a1f1 2288 #define PTD_BASE (0x400FF0C0u)
gustavatmel 1:9c5af431a1f1 2289 /** Peripheral PTD base pointer */
gustavatmel 1:9c5af431a1f1 2290 #define PTD ((GPIO_Type *)PTD_BASE)
gustavatmel 1:9c5af431a1f1 2291 /** Peripheral PTE base address */
gustavatmel 1:9c5af431a1f1 2292 #define PTE_BASE (0x400FF100u)
gustavatmel 1:9c5af431a1f1 2293 /** Peripheral PTE base pointer */
gustavatmel 1:9c5af431a1f1 2294 #define PTE ((GPIO_Type *)PTE_BASE)
gustavatmel 1:9c5af431a1f1 2295
gustavatmel 1:9c5af431a1f1 2296 /**
gustavatmel 1:9c5af431a1f1 2297 * @}
gustavatmel 1:9c5af431a1f1 2298 */ /* end of group GPIO_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 2299
gustavatmel 1:9c5af431a1f1 2300
gustavatmel 1:9c5af431a1f1 2301 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 2302 -- I2C Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 2303 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 2304
gustavatmel 1:9c5af431a1f1 2305 /**
gustavatmel 1:9c5af431a1f1 2306 * @addtogroup I2C_Peripheral_Access_Layer I2C Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 2307 * @{
gustavatmel 1:9c5af431a1f1 2308 */
gustavatmel 1:9c5af431a1f1 2309
gustavatmel 1:9c5af431a1f1 2310 /** I2C - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 2311 typedef struct {
gustavatmel 1:9c5af431a1f1 2312 __IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 2313 __IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 2314 __IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 2315 __IO uint8_t S; /**< I2C Status Register, offset: 0x3 */
gustavatmel 1:9c5af431a1f1 2316 __IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 2317 __IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
gustavatmel 1:9c5af431a1f1 2318 __IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter register, offset: 0x6 */
gustavatmel 1:9c5af431a1f1 2319 __IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
gustavatmel 1:9c5af431a1f1 2320 __IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 2321 __IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
gustavatmel 1:9c5af431a1f1 2322 __IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
gustavatmel 1:9c5af431a1f1 2323 __IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
gustavatmel 1:9c5af431a1f1 2324 } I2C_Type;
gustavatmel 1:9c5af431a1f1 2325
gustavatmel 1:9c5af431a1f1 2326 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 2327 -- I2C Register Masks
gustavatmel 1:9c5af431a1f1 2328 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 2329
gustavatmel 1:9c5af431a1f1 2330 /**
gustavatmel 1:9c5af431a1f1 2331 * @addtogroup I2C_Register_Masks I2C Register Masks
gustavatmel 1:9c5af431a1f1 2332 * @{
gustavatmel 1:9c5af431a1f1 2333 */
gustavatmel 1:9c5af431a1f1 2334
gustavatmel 1:9c5af431a1f1 2335 /* A1 Bit Fields */
gustavatmel 1:9c5af431a1f1 2336 #define I2C_A1_AD_MASK 0xFEu
gustavatmel 1:9c5af431a1f1 2337 #define I2C_A1_AD_SHIFT 1
gustavatmel 1:9c5af431a1f1 2338 #define I2C_A1_AD(x) (((uint8_t)(((uint8_t)(x))<<I2C_A1_AD_SHIFT))&I2C_A1_AD_MASK)
gustavatmel 1:9c5af431a1f1 2339 /* F Bit Fields */
gustavatmel 1:9c5af431a1f1 2340 #define I2C_F_ICR_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 2341 #define I2C_F_ICR_SHIFT 0
gustavatmel 1:9c5af431a1f1 2342 #define I2C_F_ICR(x) (((uint8_t)(((uint8_t)(x))<<I2C_F_ICR_SHIFT))&I2C_F_ICR_MASK)
gustavatmel 1:9c5af431a1f1 2343 #define I2C_F_MULT_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 2344 #define I2C_F_MULT_SHIFT 6
gustavatmel 1:9c5af431a1f1 2345 #define I2C_F_MULT(x) (((uint8_t)(((uint8_t)(x))<<I2C_F_MULT_SHIFT))&I2C_F_MULT_MASK)
gustavatmel 1:9c5af431a1f1 2346 /* C1 Bit Fields */
gustavatmel 1:9c5af431a1f1 2347 #define I2C_C1_DMAEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2348 #define I2C_C1_DMAEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 2349 #define I2C_C1_WUEN_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2350 #define I2C_C1_WUEN_SHIFT 1
gustavatmel 1:9c5af431a1f1 2351 #define I2C_C1_RSTA_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2352 #define I2C_C1_RSTA_SHIFT 2
gustavatmel 1:9c5af431a1f1 2353 #define I2C_C1_TXAK_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2354 #define I2C_C1_TXAK_SHIFT 3
gustavatmel 1:9c5af431a1f1 2355 #define I2C_C1_TX_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2356 #define I2C_C1_TX_SHIFT 4
gustavatmel 1:9c5af431a1f1 2357 #define I2C_C1_MST_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2358 #define I2C_C1_MST_SHIFT 5
gustavatmel 1:9c5af431a1f1 2359 #define I2C_C1_IICIE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2360 #define I2C_C1_IICIE_SHIFT 6
gustavatmel 1:9c5af431a1f1 2361 #define I2C_C1_IICEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2362 #define I2C_C1_IICEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 2363 /* S Bit Fields */
gustavatmel 1:9c5af431a1f1 2364 #define I2C_S_RXAK_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2365 #define I2C_S_RXAK_SHIFT 0
gustavatmel 1:9c5af431a1f1 2366 #define I2C_S_IICIF_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2367 #define I2C_S_IICIF_SHIFT 1
gustavatmel 1:9c5af431a1f1 2368 #define I2C_S_SRW_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2369 #define I2C_S_SRW_SHIFT 2
gustavatmel 1:9c5af431a1f1 2370 #define I2C_S_RAM_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2371 #define I2C_S_RAM_SHIFT 3
gustavatmel 1:9c5af431a1f1 2372 #define I2C_S_ARBL_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2373 #define I2C_S_ARBL_SHIFT 4
gustavatmel 1:9c5af431a1f1 2374 #define I2C_S_BUSY_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2375 #define I2C_S_BUSY_SHIFT 5
gustavatmel 1:9c5af431a1f1 2376 #define I2C_S_IAAS_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2377 #define I2C_S_IAAS_SHIFT 6
gustavatmel 1:9c5af431a1f1 2378 #define I2C_S_TCF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2379 #define I2C_S_TCF_SHIFT 7
gustavatmel 1:9c5af431a1f1 2380 /* D Bit Fields */
gustavatmel 1:9c5af431a1f1 2381 #define I2C_D_DATA_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 2382 #define I2C_D_DATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 2383 #define I2C_D_DATA(x) (((uint8_t)(((uint8_t)(x))<<I2C_D_DATA_SHIFT))&I2C_D_DATA_MASK)
gustavatmel 1:9c5af431a1f1 2384 /* C2 Bit Fields */
gustavatmel 1:9c5af431a1f1 2385 #define I2C_C2_AD_MASK 0x7u
gustavatmel 1:9c5af431a1f1 2386 #define I2C_C2_AD_SHIFT 0
gustavatmel 1:9c5af431a1f1 2387 #define I2C_C2_AD(x) (((uint8_t)(((uint8_t)(x))<<I2C_C2_AD_SHIFT))&I2C_C2_AD_MASK)
gustavatmel 1:9c5af431a1f1 2388 #define I2C_C2_RMEN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2389 #define I2C_C2_RMEN_SHIFT 3
gustavatmel 1:9c5af431a1f1 2390 #define I2C_C2_SBRC_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2391 #define I2C_C2_SBRC_SHIFT 4
gustavatmel 1:9c5af431a1f1 2392 #define I2C_C2_HDRS_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2393 #define I2C_C2_HDRS_SHIFT 5
gustavatmel 1:9c5af431a1f1 2394 #define I2C_C2_ADEXT_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2395 #define I2C_C2_ADEXT_SHIFT 6
gustavatmel 1:9c5af431a1f1 2396 #define I2C_C2_GCAEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2397 #define I2C_C2_GCAEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 2398 /* FLT Bit Fields */
gustavatmel 1:9c5af431a1f1 2399 #define I2C_FLT_FLT_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 2400 #define I2C_FLT_FLT_SHIFT 0
gustavatmel 1:9c5af431a1f1 2401 #define I2C_FLT_FLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_FLT_FLT_SHIFT))&I2C_FLT_FLT_MASK)
gustavatmel 1:9c5af431a1f1 2402 /* RA Bit Fields */
gustavatmel 1:9c5af431a1f1 2403 #define I2C_RA_RAD_MASK 0xFEu
gustavatmel 1:9c5af431a1f1 2404 #define I2C_RA_RAD_SHIFT 1
gustavatmel 1:9c5af431a1f1 2405 #define I2C_RA_RAD(x) (((uint8_t)(((uint8_t)(x))<<I2C_RA_RAD_SHIFT))&I2C_RA_RAD_MASK)
gustavatmel 1:9c5af431a1f1 2406 /* SMB Bit Fields */
gustavatmel 1:9c5af431a1f1 2407 #define I2C_SMB_SHTF2IE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2408 #define I2C_SMB_SHTF2IE_SHIFT 0
gustavatmel 1:9c5af431a1f1 2409 #define I2C_SMB_SHTF2_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2410 #define I2C_SMB_SHTF2_SHIFT 1
gustavatmel 1:9c5af431a1f1 2411 #define I2C_SMB_SHTF1_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2412 #define I2C_SMB_SHTF1_SHIFT 2
gustavatmel 1:9c5af431a1f1 2413 #define I2C_SMB_SLTF_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2414 #define I2C_SMB_SLTF_SHIFT 3
gustavatmel 1:9c5af431a1f1 2415 #define I2C_SMB_TCKSEL_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2416 #define I2C_SMB_TCKSEL_SHIFT 4
gustavatmel 1:9c5af431a1f1 2417 #define I2C_SMB_SIICAEN_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2418 #define I2C_SMB_SIICAEN_SHIFT 5
gustavatmel 1:9c5af431a1f1 2419 #define I2C_SMB_ALERTEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2420 #define I2C_SMB_ALERTEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 2421 #define I2C_SMB_FACK_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2422 #define I2C_SMB_FACK_SHIFT 7
gustavatmel 1:9c5af431a1f1 2423 /* A2 Bit Fields */
gustavatmel 1:9c5af431a1f1 2424 #define I2C_A2_SAD_MASK 0xFEu
gustavatmel 1:9c5af431a1f1 2425 #define I2C_A2_SAD_SHIFT 1
gustavatmel 1:9c5af431a1f1 2426 #define I2C_A2_SAD(x) (((uint8_t)(((uint8_t)(x))<<I2C_A2_SAD_SHIFT))&I2C_A2_SAD_MASK)
gustavatmel 1:9c5af431a1f1 2427 /* SLTH Bit Fields */
gustavatmel 1:9c5af431a1f1 2428 #define I2C_SLTH_SSLT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 2429 #define I2C_SLTH_SSLT_SHIFT 0
gustavatmel 1:9c5af431a1f1 2430 #define I2C_SLTH_SSLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_SLTH_SSLT_SHIFT))&I2C_SLTH_SSLT_MASK)
gustavatmel 1:9c5af431a1f1 2431 /* SLTL Bit Fields */
gustavatmel 1:9c5af431a1f1 2432 #define I2C_SLTL_SSLT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 2433 #define I2C_SLTL_SSLT_SHIFT 0
gustavatmel 1:9c5af431a1f1 2434 #define I2C_SLTL_SSLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_SLTL_SSLT_SHIFT))&I2C_SLTL_SSLT_MASK)
gustavatmel 1:9c5af431a1f1 2435
gustavatmel 1:9c5af431a1f1 2436 /**
gustavatmel 1:9c5af431a1f1 2437 * @}
gustavatmel 1:9c5af431a1f1 2438 */ /* end of group I2C_Register_Masks */
gustavatmel 1:9c5af431a1f1 2439
gustavatmel 1:9c5af431a1f1 2440
gustavatmel 1:9c5af431a1f1 2441 /* I2C - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 2442 /** Peripheral I2C0 base address */
gustavatmel 1:9c5af431a1f1 2443 #define I2C0_BASE (0x40066000u)
gustavatmel 1:9c5af431a1f1 2444 #define I2C1_BASE (0x40067000u)
gustavatmel 1:9c5af431a1f1 2445 /** Peripheral I2C0 base pointer */
gustavatmel 1:9c5af431a1f1 2446 #define I2C0 ((I2C_Type *)I2C0_BASE)
gustavatmel 1:9c5af431a1f1 2447 #define I2C1 ((I2C_Type *)I2C1_BASE)
gustavatmel 1:9c5af431a1f1 2448 /**
gustavatmel 1:9c5af431a1f1 2449 * @}
gustavatmel 1:9c5af431a1f1 2450 */ /* end of group I2C_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 2451
gustavatmel 1:9c5af431a1f1 2452
gustavatmel 1:9c5af431a1f1 2453 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 2454 -- I2S Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 2455 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 2456
gustavatmel 1:9c5af431a1f1 2457 /**
gustavatmel 1:9c5af431a1f1 2458 * @addtogroup I2S_Peripheral_Access_Layer I2S Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 2459 * @{
gustavatmel 1:9c5af431a1f1 2460 */
gustavatmel 1:9c5af431a1f1 2461
gustavatmel 1:9c5af431a1f1 2462 /** I2S - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 2463 typedef struct {
gustavatmel 1:9c5af431a1f1 2464 __IO uint32_t TCSR; /**< SAI Transmit Control Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 2465 __IO uint32_t TCR1; /**< SAI Transmit Configuration 1 Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 2466 __IO uint32_t TCR2; /**< SAI Transmit Configuration 2 Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 2467 __IO uint32_t TCR3; /**< SAI Transmit Configuration 3 Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 2468 __IO uint32_t TCR4; /**< SAI Transmit Configuration 4 Register, offset: 0x10 */
gustavatmel 1:9c5af431a1f1 2469 __IO uint32_t TCR5; /**< SAI Transmit Configuration 5 Register, offset: 0x14 */
gustavatmel 1:9c5af431a1f1 2470 uint8_t RESERVED_0[8];
gustavatmel 1:9c5af431a1f1 2471 __O uint32_t TDR[2]; /**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 2472 uint8_t RESERVED_1[24];
gustavatmel 1:9c5af431a1f1 2473 __I uint32_t TFR[2]; /**< SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 2474 uint8_t RESERVED_2[24];
gustavatmel 1:9c5af431a1f1 2475 __IO uint32_t TMR; /**< SAI Transmit Mask Register, offset: 0x60 */
gustavatmel 1:9c5af431a1f1 2476 uint8_t RESERVED_3[28];
gustavatmel 1:9c5af431a1f1 2477 __IO uint32_t RCSR; /**< SAI Receive Control Register, offset: 0x80 */
gustavatmel 1:9c5af431a1f1 2478 __IO uint32_t RCR1; /**< SAI Receive Configuration 1 Register, offset: 0x84 */
gustavatmel 1:9c5af431a1f1 2479 __IO uint32_t RCR2; /**< SAI Receive Configuration 2 Register, offset: 0x88 */
gustavatmel 1:9c5af431a1f1 2480 __IO uint32_t RCR3; /**< SAI Receive Configuration 3 Register, offset: 0x8C */
gustavatmel 1:9c5af431a1f1 2481 __IO uint32_t RCR4; /**< SAI Receive Configuration 4 Register, offset: 0x90 */
gustavatmel 1:9c5af431a1f1 2482 __IO uint32_t RCR5; /**< SAI Receive Configuration 5 Register, offset: 0x94 */
gustavatmel 1:9c5af431a1f1 2483 uint8_t RESERVED_4[8];
gustavatmel 1:9c5af431a1f1 2484 __I uint32_t RDR[2]; /**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 2485 uint8_t RESERVED_5[24];
gustavatmel 1:9c5af431a1f1 2486 __I uint32_t RFR[2]; /**< SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 2487 uint8_t RESERVED_6[24];
gustavatmel 1:9c5af431a1f1 2488 __IO uint32_t RMR; /**< SAI Receive Mask Register, offset: 0xE0 */
gustavatmel 1:9c5af431a1f1 2489 uint8_t RESERVED_7[28];
gustavatmel 1:9c5af431a1f1 2490 __IO uint32_t MCR; /**< SAI MCLK Control Register, offset: 0x100 */
gustavatmel 1:9c5af431a1f1 2491 __IO uint32_t MDR; /**< MCLK Divide Register, offset: 0x104 */
gustavatmel 1:9c5af431a1f1 2492 } I2S_Type;
gustavatmel 1:9c5af431a1f1 2493
gustavatmel 1:9c5af431a1f1 2494 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 2495 -- I2S Register Masks
gustavatmel 1:9c5af431a1f1 2496 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 2497
gustavatmel 1:9c5af431a1f1 2498 /**
gustavatmel 1:9c5af431a1f1 2499 * @addtogroup I2S_Register_Masks I2S Register Masks
gustavatmel 1:9c5af431a1f1 2500 * @{
gustavatmel 1:9c5af431a1f1 2501 */
gustavatmel 1:9c5af431a1f1 2502
gustavatmel 1:9c5af431a1f1 2503 /* TCSR Bit Fields */
gustavatmel 1:9c5af431a1f1 2504 #define I2S_TCSR_FRDE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2505 #define I2S_TCSR_FRDE_SHIFT 0
gustavatmel 1:9c5af431a1f1 2506 #define I2S_TCSR_FWDE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2507 #define I2S_TCSR_FWDE_SHIFT 1
gustavatmel 1:9c5af431a1f1 2508 #define I2S_TCSR_FRIE_MASK 0x100u
gustavatmel 1:9c5af431a1f1 2509 #define I2S_TCSR_FRIE_SHIFT 8
gustavatmel 1:9c5af431a1f1 2510 #define I2S_TCSR_FWIE_MASK 0x200u
gustavatmel 1:9c5af431a1f1 2511 #define I2S_TCSR_FWIE_SHIFT 9
gustavatmel 1:9c5af431a1f1 2512 #define I2S_TCSR_FEIE_MASK 0x400u
gustavatmel 1:9c5af431a1f1 2513 #define I2S_TCSR_FEIE_SHIFT 10
gustavatmel 1:9c5af431a1f1 2514 #define I2S_TCSR_SEIE_MASK 0x800u
gustavatmel 1:9c5af431a1f1 2515 #define I2S_TCSR_SEIE_SHIFT 11
gustavatmel 1:9c5af431a1f1 2516 #define I2S_TCSR_WSIE_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 2517 #define I2S_TCSR_WSIE_SHIFT 12
gustavatmel 1:9c5af431a1f1 2518 #define I2S_TCSR_FRF_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 2519 #define I2S_TCSR_FRF_SHIFT 16
gustavatmel 1:9c5af431a1f1 2520 #define I2S_TCSR_FWF_MASK 0x20000u
gustavatmel 1:9c5af431a1f1 2521 #define I2S_TCSR_FWF_SHIFT 17
gustavatmel 1:9c5af431a1f1 2522 #define I2S_TCSR_FEF_MASK 0x40000u
gustavatmel 1:9c5af431a1f1 2523 #define I2S_TCSR_FEF_SHIFT 18
gustavatmel 1:9c5af431a1f1 2524 #define I2S_TCSR_SEF_MASK 0x80000u
gustavatmel 1:9c5af431a1f1 2525 #define I2S_TCSR_SEF_SHIFT 19
gustavatmel 1:9c5af431a1f1 2526 #define I2S_TCSR_WSF_MASK 0x100000u
gustavatmel 1:9c5af431a1f1 2527 #define I2S_TCSR_WSF_SHIFT 20
gustavatmel 1:9c5af431a1f1 2528 #define I2S_TCSR_SR_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 2529 #define I2S_TCSR_SR_SHIFT 24
gustavatmel 1:9c5af431a1f1 2530 #define I2S_TCSR_FR_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 2531 #define I2S_TCSR_FR_SHIFT 25
gustavatmel 1:9c5af431a1f1 2532 #define I2S_TCSR_BCE_MASK 0x10000000u
gustavatmel 1:9c5af431a1f1 2533 #define I2S_TCSR_BCE_SHIFT 28
gustavatmel 1:9c5af431a1f1 2534 #define I2S_TCSR_DBGE_MASK 0x20000000u
gustavatmel 1:9c5af431a1f1 2535 #define I2S_TCSR_DBGE_SHIFT 29
gustavatmel 1:9c5af431a1f1 2536 #define I2S_TCSR_STOPE_MASK 0x40000000u
gustavatmel 1:9c5af431a1f1 2537 #define I2S_TCSR_STOPE_SHIFT 30
gustavatmel 1:9c5af431a1f1 2538 #define I2S_TCSR_TE_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 2539 #define I2S_TCSR_TE_SHIFT 31
gustavatmel 1:9c5af431a1f1 2540 /* TCR1 Bit Fields */
gustavatmel 1:9c5af431a1f1 2541 #define I2S_TCR1_TFW_MASK 0x7u
gustavatmel 1:9c5af431a1f1 2542 #define I2S_TCR1_TFW_SHIFT 0
gustavatmel 1:9c5af431a1f1 2543 #define I2S_TCR1_TFW(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR1_TFW_SHIFT))&I2S_TCR1_TFW_MASK)
gustavatmel 1:9c5af431a1f1 2544 /* TCR2 Bit Fields */
gustavatmel 1:9c5af431a1f1 2545 #define I2S_TCR2_DIV_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 2546 #define I2S_TCR2_DIV_SHIFT 0
gustavatmel 1:9c5af431a1f1 2547 #define I2S_TCR2_DIV(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_DIV_SHIFT))&I2S_TCR2_DIV_MASK)
gustavatmel 1:9c5af431a1f1 2548 #define I2S_TCR2_BCD_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 2549 #define I2S_TCR2_BCD_SHIFT 24
gustavatmel 1:9c5af431a1f1 2550 #define I2S_TCR2_BCP_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 2551 #define I2S_TCR2_BCP_SHIFT 25
gustavatmel 1:9c5af431a1f1 2552 #define I2S_TCR2_MSEL_MASK 0xC000000u
gustavatmel 1:9c5af431a1f1 2553 #define I2S_TCR2_MSEL_SHIFT 26
gustavatmel 1:9c5af431a1f1 2554 #define I2S_TCR2_MSEL(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_MSEL_SHIFT))&I2S_TCR2_MSEL_MASK)
gustavatmel 1:9c5af431a1f1 2555 #define I2S_TCR2_BCI_MASK 0x10000000u
gustavatmel 1:9c5af431a1f1 2556 #define I2S_TCR2_BCI_SHIFT 28
gustavatmel 1:9c5af431a1f1 2557 #define I2S_TCR2_BCS_MASK 0x20000000u
gustavatmel 1:9c5af431a1f1 2558 #define I2S_TCR2_BCS_SHIFT 29
gustavatmel 1:9c5af431a1f1 2559 #define I2S_TCR2_SYNC_MASK 0xC0000000u
gustavatmel 1:9c5af431a1f1 2560 #define I2S_TCR2_SYNC_SHIFT 30
gustavatmel 1:9c5af431a1f1 2561 #define I2S_TCR2_SYNC(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_SYNC_SHIFT))&I2S_TCR2_SYNC_MASK)
gustavatmel 1:9c5af431a1f1 2562 /* TCR3 Bit Fields */
gustavatmel 1:9c5af431a1f1 2563 #define I2S_TCR3_WDFL_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 2564 #define I2S_TCR3_WDFL_SHIFT 0
gustavatmel 1:9c5af431a1f1 2565 #define I2S_TCR3_WDFL(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR3_WDFL_SHIFT))&I2S_TCR3_WDFL_MASK)
gustavatmel 1:9c5af431a1f1 2566 #define I2S_TCR3_TCE_MASK 0x30000u
gustavatmel 1:9c5af431a1f1 2567 #define I2S_TCR3_TCE_SHIFT 16
gustavatmel 1:9c5af431a1f1 2568 #define I2S_TCR3_TCE(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR3_TCE_SHIFT))&I2S_TCR3_TCE_MASK)
gustavatmel 1:9c5af431a1f1 2569 /* TCR4 Bit Fields */
gustavatmel 1:9c5af431a1f1 2570 #define I2S_TCR4_FSD_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2571 #define I2S_TCR4_FSD_SHIFT 0
gustavatmel 1:9c5af431a1f1 2572 #define I2S_TCR4_FSP_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2573 #define I2S_TCR4_FSP_SHIFT 1
gustavatmel 1:9c5af431a1f1 2574 #define I2S_TCR4_FSE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2575 #define I2S_TCR4_FSE_SHIFT 3
gustavatmel 1:9c5af431a1f1 2576 #define I2S_TCR4_MF_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2577 #define I2S_TCR4_MF_SHIFT 4
gustavatmel 1:9c5af431a1f1 2578 #define I2S_TCR4_SYWD_MASK 0x1F00u
gustavatmel 1:9c5af431a1f1 2579 #define I2S_TCR4_SYWD_SHIFT 8
gustavatmel 1:9c5af431a1f1 2580 #define I2S_TCR4_SYWD(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR4_SYWD_SHIFT))&I2S_TCR4_SYWD_MASK)
gustavatmel 1:9c5af431a1f1 2581 #define I2S_TCR4_FRSZ_MASK 0x1F0000u
gustavatmel 1:9c5af431a1f1 2582 #define I2S_TCR4_FRSZ_SHIFT 16
gustavatmel 1:9c5af431a1f1 2583 #define I2S_TCR4_FRSZ(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR4_FRSZ_SHIFT))&I2S_TCR4_FRSZ_MASK)
gustavatmel 1:9c5af431a1f1 2584 /* TCR5 Bit Fields */
gustavatmel 1:9c5af431a1f1 2585 #define I2S_TCR5_FBT_MASK 0x1F00u
gustavatmel 1:9c5af431a1f1 2586 #define I2S_TCR5_FBT_SHIFT 8
gustavatmel 1:9c5af431a1f1 2587 #define I2S_TCR5_FBT(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_FBT_SHIFT))&I2S_TCR5_FBT_MASK)
gustavatmel 1:9c5af431a1f1 2588 #define I2S_TCR5_W0W_MASK 0x1F0000u
gustavatmel 1:9c5af431a1f1 2589 #define I2S_TCR5_W0W_SHIFT 16
gustavatmel 1:9c5af431a1f1 2590 #define I2S_TCR5_W0W(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_W0W_SHIFT))&I2S_TCR5_W0W_MASK)
gustavatmel 1:9c5af431a1f1 2591 #define I2S_TCR5_WNW_MASK 0x1F000000u
gustavatmel 1:9c5af431a1f1 2592 #define I2S_TCR5_WNW_SHIFT 24
gustavatmel 1:9c5af431a1f1 2593 #define I2S_TCR5_WNW(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_WNW_SHIFT))&I2S_TCR5_WNW_MASK)
gustavatmel 1:9c5af431a1f1 2594 /* TDR Bit Fields */
gustavatmel 1:9c5af431a1f1 2595 #define I2S_TDR_TDR_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 2596 #define I2S_TDR_TDR_SHIFT 0
gustavatmel 1:9c5af431a1f1 2597 #define I2S_TDR_TDR(x) (((uint32_t)(((uint32_t)(x))<<I2S_TDR_TDR_SHIFT))&I2S_TDR_TDR_MASK)
gustavatmel 1:9c5af431a1f1 2598 /* TFR Bit Fields */
gustavatmel 1:9c5af431a1f1 2599 #define I2S_TFR_RFP_MASK 0xFu
gustavatmel 1:9c5af431a1f1 2600 #define I2S_TFR_RFP_SHIFT 0
gustavatmel 1:9c5af431a1f1 2601 #define I2S_TFR_RFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_TFR_RFP_SHIFT))&I2S_TFR_RFP_MASK)
gustavatmel 1:9c5af431a1f1 2602 #define I2S_TFR_WFP_MASK 0xF0000u
gustavatmel 1:9c5af431a1f1 2603 #define I2S_TFR_WFP_SHIFT 16
gustavatmel 1:9c5af431a1f1 2604 #define I2S_TFR_WFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_TFR_WFP_SHIFT))&I2S_TFR_WFP_MASK)
gustavatmel 1:9c5af431a1f1 2605 /* TMR Bit Fields */
gustavatmel 1:9c5af431a1f1 2606 #define I2S_TMR_TWM_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 2607 #define I2S_TMR_TWM_SHIFT 0
gustavatmel 1:9c5af431a1f1 2608 #define I2S_TMR_TWM(x) (((uint32_t)(((uint32_t)(x))<<I2S_TMR_TWM_SHIFT))&I2S_TMR_TWM_MASK)
gustavatmel 1:9c5af431a1f1 2609 /* RCSR Bit Fields */
gustavatmel 1:9c5af431a1f1 2610 #define I2S_RCSR_FRDE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2611 #define I2S_RCSR_FRDE_SHIFT 0
gustavatmel 1:9c5af431a1f1 2612 #define I2S_RCSR_FWDE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2613 #define I2S_RCSR_FWDE_SHIFT 1
gustavatmel 1:9c5af431a1f1 2614 #define I2S_RCSR_FRIE_MASK 0x100u
gustavatmel 1:9c5af431a1f1 2615 #define I2S_RCSR_FRIE_SHIFT 8
gustavatmel 1:9c5af431a1f1 2616 #define I2S_RCSR_FWIE_MASK 0x200u
gustavatmel 1:9c5af431a1f1 2617 #define I2S_RCSR_FWIE_SHIFT 9
gustavatmel 1:9c5af431a1f1 2618 #define I2S_RCSR_FEIE_MASK 0x400u
gustavatmel 1:9c5af431a1f1 2619 #define I2S_RCSR_FEIE_SHIFT 10
gustavatmel 1:9c5af431a1f1 2620 #define I2S_RCSR_SEIE_MASK 0x800u
gustavatmel 1:9c5af431a1f1 2621 #define I2S_RCSR_SEIE_SHIFT 11
gustavatmel 1:9c5af431a1f1 2622 #define I2S_RCSR_WSIE_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 2623 #define I2S_RCSR_WSIE_SHIFT 12
gustavatmel 1:9c5af431a1f1 2624 #define I2S_RCSR_FRF_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 2625 #define I2S_RCSR_FRF_SHIFT 16
gustavatmel 1:9c5af431a1f1 2626 #define I2S_RCSR_FWF_MASK 0x20000u
gustavatmel 1:9c5af431a1f1 2627 #define I2S_RCSR_FWF_SHIFT 17
gustavatmel 1:9c5af431a1f1 2628 #define I2S_RCSR_FEF_MASK 0x40000u
gustavatmel 1:9c5af431a1f1 2629 #define I2S_RCSR_FEF_SHIFT 18
gustavatmel 1:9c5af431a1f1 2630 #define I2S_RCSR_SEF_MASK 0x80000u
gustavatmel 1:9c5af431a1f1 2631 #define I2S_RCSR_SEF_SHIFT 19
gustavatmel 1:9c5af431a1f1 2632 #define I2S_RCSR_WSF_MASK 0x100000u
gustavatmel 1:9c5af431a1f1 2633 #define I2S_RCSR_WSF_SHIFT 20
gustavatmel 1:9c5af431a1f1 2634 #define I2S_RCSR_SR_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 2635 #define I2S_RCSR_SR_SHIFT 24
gustavatmel 1:9c5af431a1f1 2636 #define I2S_RCSR_FR_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 2637 #define I2S_RCSR_FR_SHIFT 25
gustavatmel 1:9c5af431a1f1 2638 #define I2S_RCSR_BCE_MASK 0x10000000u
gustavatmel 1:9c5af431a1f1 2639 #define I2S_RCSR_BCE_SHIFT 28
gustavatmel 1:9c5af431a1f1 2640 #define I2S_RCSR_DBGE_MASK 0x20000000u
gustavatmel 1:9c5af431a1f1 2641 #define I2S_RCSR_DBGE_SHIFT 29
gustavatmel 1:9c5af431a1f1 2642 #define I2S_RCSR_STOPE_MASK 0x40000000u
gustavatmel 1:9c5af431a1f1 2643 #define I2S_RCSR_STOPE_SHIFT 30
gustavatmel 1:9c5af431a1f1 2644 #define I2S_RCSR_RE_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 2645 #define I2S_RCSR_RE_SHIFT 31
gustavatmel 1:9c5af431a1f1 2646 /* RCR1 Bit Fields */
gustavatmel 1:9c5af431a1f1 2647 #define I2S_RCR1_RFW_MASK 0x7u
gustavatmel 1:9c5af431a1f1 2648 #define I2S_RCR1_RFW_SHIFT 0
gustavatmel 1:9c5af431a1f1 2649 #define I2S_RCR1_RFW(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR1_RFW_SHIFT))&I2S_RCR1_RFW_MASK)
gustavatmel 1:9c5af431a1f1 2650 /* RCR2 Bit Fields */
gustavatmel 1:9c5af431a1f1 2651 #define I2S_RCR2_DIV_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 2652 #define I2S_RCR2_DIV_SHIFT 0
gustavatmel 1:9c5af431a1f1 2653 #define I2S_RCR2_DIV(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_DIV_SHIFT))&I2S_RCR2_DIV_MASK)
gustavatmel 1:9c5af431a1f1 2654 #define I2S_RCR2_BCD_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 2655 #define I2S_RCR2_BCD_SHIFT 24
gustavatmel 1:9c5af431a1f1 2656 #define I2S_RCR2_BCP_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 2657 #define I2S_RCR2_BCP_SHIFT 25
gustavatmel 1:9c5af431a1f1 2658 #define I2S_RCR2_MSEL_MASK 0xC000000u
gustavatmel 1:9c5af431a1f1 2659 #define I2S_RCR2_MSEL_SHIFT 26
gustavatmel 1:9c5af431a1f1 2660 #define I2S_RCR2_MSEL(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_MSEL_SHIFT))&I2S_RCR2_MSEL_MASK)
gustavatmel 1:9c5af431a1f1 2661 #define I2S_RCR2_BCI_MASK 0x10000000u
gustavatmel 1:9c5af431a1f1 2662 #define I2S_RCR2_BCI_SHIFT 28
gustavatmel 1:9c5af431a1f1 2663 #define I2S_RCR2_BCS_MASK 0x20000000u
gustavatmel 1:9c5af431a1f1 2664 #define I2S_RCR2_BCS_SHIFT 29
gustavatmel 1:9c5af431a1f1 2665 #define I2S_RCR2_SYNC_MASK 0xC0000000u
gustavatmel 1:9c5af431a1f1 2666 #define I2S_RCR2_SYNC_SHIFT 30
gustavatmel 1:9c5af431a1f1 2667 #define I2S_RCR2_SYNC(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_SYNC_SHIFT))&I2S_RCR2_SYNC_MASK)
gustavatmel 1:9c5af431a1f1 2668 /* RCR3 Bit Fields */
gustavatmel 1:9c5af431a1f1 2669 #define I2S_RCR3_WDFL_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 2670 #define I2S_RCR3_WDFL_SHIFT 0
gustavatmel 1:9c5af431a1f1 2671 #define I2S_RCR3_WDFL(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR3_WDFL_SHIFT))&I2S_RCR3_WDFL_MASK)
gustavatmel 1:9c5af431a1f1 2672 #define I2S_RCR3_RCE_MASK 0x30000u
gustavatmel 1:9c5af431a1f1 2673 #define I2S_RCR3_RCE_SHIFT 16
gustavatmel 1:9c5af431a1f1 2674 #define I2S_RCR3_RCE(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR3_RCE_SHIFT))&I2S_RCR3_RCE_MASK)
gustavatmel 1:9c5af431a1f1 2675 /* RCR4 Bit Fields */
gustavatmel 1:9c5af431a1f1 2676 #define I2S_RCR4_FSD_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2677 #define I2S_RCR4_FSD_SHIFT 0
gustavatmel 1:9c5af431a1f1 2678 #define I2S_RCR4_FSP_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2679 #define I2S_RCR4_FSP_SHIFT 1
gustavatmel 1:9c5af431a1f1 2680 #define I2S_RCR4_FSE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2681 #define I2S_RCR4_FSE_SHIFT 3
gustavatmel 1:9c5af431a1f1 2682 #define I2S_RCR4_MF_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2683 #define I2S_RCR4_MF_SHIFT 4
gustavatmel 1:9c5af431a1f1 2684 #define I2S_RCR4_SYWD_MASK 0x1F00u
gustavatmel 1:9c5af431a1f1 2685 #define I2S_RCR4_SYWD_SHIFT 8
gustavatmel 1:9c5af431a1f1 2686 #define I2S_RCR4_SYWD(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR4_SYWD_SHIFT))&I2S_RCR4_SYWD_MASK)
gustavatmel 1:9c5af431a1f1 2687 #define I2S_RCR4_FRSZ_MASK 0x1F0000u
gustavatmel 1:9c5af431a1f1 2688 #define I2S_RCR4_FRSZ_SHIFT 16
gustavatmel 1:9c5af431a1f1 2689 #define I2S_RCR4_FRSZ(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR4_FRSZ_SHIFT))&I2S_RCR4_FRSZ_MASK)
gustavatmel 1:9c5af431a1f1 2690 /* RCR5 Bit Fields */
gustavatmel 1:9c5af431a1f1 2691 #define I2S_RCR5_FBT_MASK 0x1F00u
gustavatmel 1:9c5af431a1f1 2692 #define I2S_RCR5_FBT_SHIFT 8
gustavatmel 1:9c5af431a1f1 2693 #define I2S_RCR5_FBT(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_FBT_SHIFT))&I2S_RCR5_FBT_MASK)
gustavatmel 1:9c5af431a1f1 2694 #define I2S_RCR5_W0W_MASK 0x1F0000u
gustavatmel 1:9c5af431a1f1 2695 #define I2S_RCR5_W0W_SHIFT 16
gustavatmel 1:9c5af431a1f1 2696 #define I2S_RCR5_W0W(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_W0W_SHIFT))&I2S_RCR5_W0W_MASK)
gustavatmel 1:9c5af431a1f1 2697 #define I2S_RCR5_WNW_MASK 0x1F000000u
gustavatmel 1:9c5af431a1f1 2698 #define I2S_RCR5_WNW_SHIFT 24
gustavatmel 1:9c5af431a1f1 2699 #define I2S_RCR5_WNW(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_WNW_SHIFT))&I2S_RCR5_WNW_MASK)
gustavatmel 1:9c5af431a1f1 2700 /* RDR Bit Fields */
gustavatmel 1:9c5af431a1f1 2701 #define I2S_RDR_RDR_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 2702 #define I2S_RDR_RDR_SHIFT 0
gustavatmel 1:9c5af431a1f1 2703 #define I2S_RDR_RDR(x) (((uint32_t)(((uint32_t)(x))<<I2S_RDR_RDR_SHIFT))&I2S_RDR_RDR_MASK)
gustavatmel 1:9c5af431a1f1 2704 /* RFR Bit Fields */
gustavatmel 1:9c5af431a1f1 2705 #define I2S_RFR_RFP_MASK 0xFu
gustavatmel 1:9c5af431a1f1 2706 #define I2S_RFR_RFP_SHIFT 0
gustavatmel 1:9c5af431a1f1 2707 #define I2S_RFR_RFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_RFR_RFP_SHIFT))&I2S_RFR_RFP_MASK)
gustavatmel 1:9c5af431a1f1 2708 #define I2S_RFR_WFP_MASK 0xF0000u
gustavatmel 1:9c5af431a1f1 2709 #define I2S_RFR_WFP_SHIFT 16
gustavatmel 1:9c5af431a1f1 2710 #define I2S_RFR_WFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_RFR_WFP_SHIFT))&I2S_RFR_WFP_MASK)
gustavatmel 1:9c5af431a1f1 2711 /* RMR Bit Fields */
gustavatmel 1:9c5af431a1f1 2712 #define I2S_RMR_RWM_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 2713 #define I2S_RMR_RWM_SHIFT 0
gustavatmel 1:9c5af431a1f1 2714 #define I2S_RMR_RWM(x) (((uint32_t)(((uint32_t)(x))<<I2S_RMR_RWM_SHIFT))&I2S_RMR_RWM_MASK)
gustavatmel 1:9c5af431a1f1 2715 /* MCR Bit Fields */
gustavatmel 1:9c5af431a1f1 2716 #define I2S_MCR_MICS_MASK 0x3000000u
gustavatmel 1:9c5af431a1f1 2717 #define I2S_MCR_MICS_SHIFT 24
gustavatmel 1:9c5af431a1f1 2718 #define I2S_MCR_MICS(x) (((uint32_t)(((uint32_t)(x))<<I2S_MCR_MICS_SHIFT))&I2S_MCR_MICS_MASK)
gustavatmel 1:9c5af431a1f1 2719 #define I2S_MCR_MOE_MASK 0x40000000u
gustavatmel 1:9c5af431a1f1 2720 #define I2S_MCR_MOE_SHIFT 30
gustavatmel 1:9c5af431a1f1 2721 #define I2S_MCR_DUF_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 2722 #define I2S_MCR_DUF_SHIFT 31
gustavatmel 1:9c5af431a1f1 2723 /* MDR Bit Fields */
gustavatmel 1:9c5af431a1f1 2724 #define I2S_MDR_DIVIDE_MASK 0xFFFu
gustavatmel 1:9c5af431a1f1 2725 #define I2S_MDR_DIVIDE_SHIFT 0
gustavatmel 1:9c5af431a1f1 2726 #define I2S_MDR_DIVIDE(x) (((uint32_t)(((uint32_t)(x))<<I2S_MDR_DIVIDE_SHIFT))&I2S_MDR_DIVIDE_MASK)
gustavatmel 1:9c5af431a1f1 2727 #define I2S_MDR_FRACT_MASK 0xFF000u
gustavatmel 1:9c5af431a1f1 2728 #define I2S_MDR_FRACT_SHIFT 12
gustavatmel 1:9c5af431a1f1 2729 #define I2S_MDR_FRACT(x) (((uint32_t)(((uint32_t)(x))<<I2S_MDR_FRACT_SHIFT))&I2S_MDR_FRACT_MASK)
gustavatmel 1:9c5af431a1f1 2730
gustavatmel 1:9c5af431a1f1 2731 /**
gustavatmel 1:9c5af431a1f1 2732 * @}
gustavatmel 1:9c5af431a1f1 2733 */ /* end of group I2S_Register_Masks */
gustavatmel 1:9c5af431a1f1 2734
gustavatmel 1:9c5af431a1f1 2735
gustavatmel 1:9c5af431a1f1 2736 /* I2S - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 2737 /** Peripheral I2S0 base address */
gustavatmel 1:9c5af431a1f1 2738 #define I2S0_BASE (0x4002F000u)
gustavatmel 1:9c5af431a1f1 2739 /** Peripheral I2S0 base pointer */
gustavatmel 1:9c5af431a1f1 2740 #define I2S0 ((I2S_Type *)I2S0_BASE)
gustavatmel 1:9c5af431a1f1 2741
gustavatmel 1:9c5af431a1f1 2742 /**
gustavatmel 1:9c5af431a1f1 2743 * @}
gustavatmel 1:9c5af431a1f1 2744 */ /* end of group I2S_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 2745
gustavatmel 1:9c5af431a1f1 2746
gustavatmel 1:9c5af431a1f1 2747 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 2748 -- LLWU Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 2749 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 2750
gustavatmel 1:9c5af431a1f1 2751 /**
gustavatmel 1:9c5af431a1f1 2752 * @addtogroup LLWU_Peripheral_Access_Layer LLWU Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 2753 * @{
gustavatmel 1:9c5af431a1f1 2754 */
gustavatmel 1:9c5af431a1f1 2755
gustavatmel 1:9c5af431a1f1 2756 /** LLWU - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 2757 typedef struct {
gustavatmel 1:9c5af431a1f1 2758 __IO uint8_t PE1; /**< LLWU Pin Enable 1 Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 2759 __IO uint8_t PE2; /**< LLWU Pin Enable 2 Register, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 2760 __IO uint8_t PE3; /**< LLWU Pin Enable 3 Register, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 2761 __IO uint8_t PE4; /**< LLWU Pin Enable 4 Register, offset: 0x3 */
gustavatmel 1:9c5af431a1f1 2762 __IO uint8_t ME; /**< LLWU Module Enable Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 2763 __IO uint8_t F1; /**< LLWU Flag 1 Register, offset: 0x5 */
gustavatmel 1:9c5af431a1f1 2764 __IO uint8_t F2; /**< LLWU Flag 2 Register, offset: 0x6 */
gustavatmel 1:9c5af431a1f1 2765 __I uint8_t F3; /**< LLWU Flag 3 Register, offset: 0x7 */
gustavatmel 1:9c5af431a1f1 2766 __IO uint8_t FILT1; /**< LLWU Pin Filter 1 Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 2767 __IO uint8_t FILT2; /**< LLWU Pin Filter 2 Register, offset: 0x9 */
gustavatmel 1:9c5af431a1f1 2768 __IO uint8_t RST; /**< LLWU Reset Enable Register, offset: 0xA */
gustavatmel 1:9c5af431a1f1 2769 } LLWU_Type;
gustavatmel 1:9c5af431a1f1 2770
gustavatmel 1:9c5af431a1f1 2771 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 2772 -- LLWU Register Masks
gustavatmel 1:9c5af431a1f1 2773 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 2774
gustavatmel 1:9c5af431a1f1 2775 /**
gustavatmel 1:9c5af431a1f1 2776 * @addtogroup LLWU_Register_Masks LLWU Register Masks
gustavatmel 1:9c5af431a1f1 2777 * @{
gustavatmel 1:9c5af431a1f1 2778 */
gustavatmel 1:9c5af431a1f1 2779
gustavatmel 1:9c5af431a1f1 2780 /* PE1 Bit Fields */
gustavatmel 1:9c5af431a1f1 2781 #define LLWU_PE1_WUPE0_MASK 0x3u
gustavatmel 1:9c5af431a1f1 2782 #define LLWU_PE1_WUPE0_SHIFT 0
gustavatmel 1:9c5af431a1f1 2783 #define LLWU_PE1_WUPE0(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE0_SHIFT))&LLWU_PE1_WUPE0_MASK)
gustavatmel 1:9c5af431a1f1 2784 #define LLWU_PE1_WUPE1_MASK 0xCu
gustavatmel 1:9c5af431a1f1 2785 #define LLWU_PE1_WUPE1_SHIFT 2
gustavatmel 1:9c5af431a1f1 2786 #define LLWU_PE1_WUPE1(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE1_SHIFT))&LLWU_PE1_WUPE1_MASK)
gustavatmel 1:9c5af431a1f1 2787 #define LLWU_PE1_WUPE2_MASK 0x30u
gustavatmel 1:9c5af431a1f1 2788 #define LLWU_PE1_WUPE2_SHIFT 4
gustavatmel 1:9c5af431a1f1 2789 #define LLWU_PE1_WUPE2(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE2_SHIFT))&LLWU_PE1_WUPE2_MASK)
gustavatmel 1:9c5af431a1f1 2790 #define LLWU_PE1_WUPE3_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 2791 #define LLWU_PE1_WUPE3_SHIFT 6
gustavatmel 1:9c5af431a1f1 2792 #define LLWU_PE1_WUPE3(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE3_SHIFT))&LLWU_PE1_WUPE3_MASK)
gustavatmel 1:9c5af431a1f1 2793 /* PE2 Bit Fields */
gustavatmel 1:9c5af431a1f1 2794 #define LLWU_PE2_WUPE4_MASK 0x3u
gustavatmel 1:9c5af431a1f1 2795 #define LLWU_PE2_WUPE4_SHIFT 0
gustavatmel 1:9c5af431a1f1 2796 #define LLWU_PE2_WUPE4(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE4_SHIFT))&LLWU_PE2_WUPE4_MASK)
gustavatmel 1:9c5af431a1f1 2797 #define LLWU_PE2_WUPE5_MASK 0xCu
gustavatmel 1:9c5af431a1f1 2798 #define LLWU_PE2_WUPE5_SHIFT 2
gustavatmel 1:9c5af431a1f1 2799 #define LLWU_PE2_WUPE5(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE5_SHIFT))&LLWU_PE2_WUPE5_MASK)
gustavatmel 1:9c5af431a1f1 2800 #define LLWU_PE2_WUPE6_MASK 0x30u
gustavatmel 1:9c5af431a1f1 2801 #define LLWU_PE2_WUPE6_SHIFT 4
gustavatmel 1:9c5af431a1f1 2802 #define LLWU_PE2_WUPE6(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE6_SHIFT))&LLWU_PE2_WUPE6_MASK)
gustavatmel 1:9c5af431a1f1 2803 #define LLWU_PE2_WUPE7_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 2804 #define LLWU_PE2_WUPE7_SHIFT 6
gustavatmel 1:9c5af431a1f1 2805 #define LLWU_PE2_WUPE7(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE7_SHIFT))&LLWU_PE2_WUPE7_MASK)
gustavatmel 1:9c5af431a1f1 2806 /* PE3 Bit Fields */
gustavatmel 1:9c5af431a1f1 2807 #define LLWU_PE3_WUPE8_MASK 0x3u
gustavatmel 1:9c5af431a1f1 2808 #define LLWU_PE3_WUPE8_SHIFT 0
gustavatmel 1:9c5af431a1f1 2809 #define LLWU_PE3_WUPE8(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE8_SHIFT))&LLWU_PE3_WUPE8_MASK)
gustavatmel 1:9c5af431a1f1 2810 #define LLWU_PE3_WUPE9_MASK 0xCu
gustavatmel 1:9c5af431a1f1 2811 #define LLWU_PE3_WUPE9_SHIFT 2
gustavatmel 1:9c5af431a1f1 2812 #define LLWU_PE3_WUPE9(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE9_SHIFT))&LLWU_PE3_WUPE9_MASK)
gustavatmel 1:9c5af431a1f1 2813 #define LLWU_PE3_WUPE10_MASK 0x30u
gustavatmel 1:9c5af431a1f1 2814 #define LLWU_PE3_WUPE10_SHIFT 4
gustavatmel 1:9c5af431a1f1 2815 #define LLWU_PE3_WUPE10(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE10_SHIFT))&LLWU_PE3_WUPE10_MASK)
gustavatmel 1:9c5af431a1f1 2816 #define LLWU_PE3_WUPE11_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 2817 #define LLWU_PE3_WUPE11_SHIFT 6
gustavatmel 1:9c5af431a1f1 2818 #define LLWU_PE3_WUPE11(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE11_SHIFT))&LLWU_PE3_WUPE11_MASK)
gustavatmel 1:9c5af431a1f1 2819 /* PE4 Bit Fields */
gustavatmel 1:9c5af431a1f1 2820 #define LLWU_PE4_WUPE12_MASK 0x3u
gustavatmel 1:9c5af431a1f1 2821 #define LLWU_PE4_WUPE12_SHIFT 0
gustavatmel 1:9c5af431a1f1 2822 #define LLWU_PE4_WUPE12(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE12_SHIFT))&LLWU_PE4_WUPE12_MASK)
gustavatmel 1:9c5af431a1f1 2823 #define LLWU_PE4_WUPE13_MASK 0xCu
gustavatmel 1:9c5af431a1f1 2824 #define LLWU_PE4_WUPE13_SHIFT 2
gustavatmel 1:9c5af431a1f1 2825 #define LLWU_PE4_WUPE13(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE13_SHIFT))&LLWU_PE4_WUPE13_MASK)
gustavatmel 1:9c5af431a1f1 2826 #define LLWU_PE4_WUPE14_MASK 0x30u
gustavatmel 1:9c5af431a1f1 2827 #define LLWU_PE4_WUPE14_SHIFT 4
gustavatmel 1:9c5af431a1f1 2828 #define LLWU_PE4_WUPE14(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE14_SHIFT))&LLWU_PE4_WUPE14_MASK)
gustavatmel 1:9c5af431a1f1 2829 #define LLWU_PE4_WUPE15_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 2830 #define LLWU_PE4_WUPE15_SHIFT 6
gustavatmel 1:9c5af431a1f1 2831 #define LLWU_PE4_WUPE15(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE15_SHIFT))&LLWU_PE4_WUPE15_MASK)
gustavatmel 1:9c5af431a1f1 2832 /* ME Bit Fields */
gustavatmel 1:9c5af431a1f1 2833 #define LLWU_ME_WUME0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2834 #define LLWU_ME_WUME0_SHIFT 0
gustavatmel 1:9c5af431a1f1 2835 #define LLWU_ME_WUME1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2836 #define LLWU_ME_WUME1_SHIFT 1
gustavatmel 1:9c5af431a1f1 2837 #define LLWU_ME_WUME2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2838 #define LLWU_ME_WUME2_SHIFT 2
gustavatmel 1:9c5af431a1f1 2839 #define LLWU_ME_WUME3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2840 #define LLWU_ME_WUME3_SHIFT 3
gustavatmel 1:9c5af431a1f1 2841 #define LLWU_ME_WUME4_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2842 #define LLWU_ME_WUME4_SHIFT 4
gustavatmel 1:9c5af431a1f1 2843 #define LLWU_ME_WUME5_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2844 #define LLWU_ME_WUME5_SHIFT 5
gustavatmel 1:9c5af431a1f1 2845 #define LLWU_ME_WUME6_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2846 #define LLWU_ME_WUME6_SHIFT 6
gustavatmel 1:9c5af431a1f1 2847 #define LLWU_ME_WUME7_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2848 #define LLWU_ME_WUME7_SHIFT 7
gustavatmel 1:9c5af431a1f1 2849 /* F1 Bit Fields */
gustavatmel 1:9c5af431a1f1 2850 #define LLWU_F1_WUF0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2851 #define LLWU_F1_WUF0_SHIFT 0
gustavatmel 1:9c5af431a1f1 2852 #define LLWU_F1_WUF1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2853 #define LLWU_F1_WUF1_SHIFT 1
gustavatmel 1:9c5af431a1f1 2854 #define LLWU_F1_WUF2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2855 #define LLWU_F1_WUF2_SHIFT 2
gustavatmel 1:9c5af431a1f1 2856 #define LLWU_F1_WUF3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2857 #define LLWU_F1_WUF3_SHIFT 3
gustavatmel 1:9c5af431a1f1 2858 #define LLWU_F1_WUF4_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2859 #define LLWU_F1_WUF4_SHIFT 4
gustavatmel 1:9c5af431a1f1 2860 #define LLWU_F1_WUF5_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2861 #define LLWU_F1_WUF5_SHIFT 5
gustavatmel 1:9c5af431a1f1 2862 #define LLWU_F1_WUF6_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2863 #define LLWU_F1_WUF6_SHIFT 6
gustavatmel 1:9c5af431a1f1 2864 #define LLWU_F1_WUF7_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2865 #define LLWU_F1_WUF7_SHIFT 7
gustavatmel 1:9c5af431a1f1 2866 /* F2 Bit Fields */
gustavatmel 1:9c5af431a1f1 2867 #define LLWU_F2_WUF8_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2868 #define LLWU_F2_WUF8_SHIFT 0
gustavatmel 1:9c5af431a1f1 2869 #define LLWU_F2_WUF9_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2870 #define LLWU_F2_WUF9_SHIFT 1
gustavatmel 1:9c5af431a1f1 2871 #define LLWU_F2_WUF10_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2872 #define LLWU_F2_WUF10_SHIFT 2
gustavatmel 1:9c5af431a1f1 2873 #define LLWU_F2_WUF11_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2874 #define LLWU_F2_WUF11_SHIFT 3
gustavatmel 1:9c5af431a1f1 2875 #define LLWU_F2_WUF12_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2876 #define LLWU_F2_WUF12_SHIFT 4
gustavatmel 1:9c5af431a1f1 2877 #define LLWU_F2_WUF13_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2878 #define LLWU_F2_WUF13_SHIFT 5
gustavatmel 1:9c5af431a1f1 2879 #define LLWU_F2_WUF14_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2880 #define LLWU_F2_WUF14_SHIFT 6
gustavatmel 1:9c5af431a1f1 2881 #define LLWU_F2_WUF15_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2882 #define LLWU_F2_WUF15_SHIFT 7
gustavatmel 1:9c5af431a1f1 2883 /* F3 Bit Fields */
gustavatmel 1:9c5af431a1f1 2884 #define LLWU_F3_MWUF0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2885 #define LLWU_F3_MWUF0_SHIFT 0
gustavatmel 1:9c5af431a1f1 2886 #define LLWU_F3_MWUF1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2887 #define LLWU_F3_MWUF1_SHIFT 1
gustavatmel 1:9c5af431a1f1 2888 #define LLWU_F3_MWUF2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2889 #define LLWU_F3_MWUF2_SHIFT 2
gustavatmel 1:9c5af431a1f1 2890 #define LLWU_F3_MWUF3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2891 #define LLWU_F3_MWUF3_SHIFT 3
gustavatmel 1:9c5af431a1f1 2892 #define LLWU_F3_MWUF4_MASK 0x10u
gustavatmel 1:9c5af431a1f1 2893 #define LLWU_F3_MWUF4_SHIFT 4
gustavatmel 1:9c5af431a1f1 2894 #define LLWU_F3_MWUF5_MASK 0x20u
gustavatmel 1:9c5af431a1f1 2895 #define LLWU_F3_MWUF5_SHIFT 5
gustavatmel 1:9c5af431a1f1 2896 #define LLWU_F3_MWUF6_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2897 #define LLWU_F3_MWUF6_SHIFT 6
gustavatmel 1:9c5af431a1f1 2898 #define LLWU_F3_MWUF7_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2899 #define LLWU_F3_MWUF7_SHIFT 7
gustavatmel 1:9c5af431a1f1 2900 /* FILT1 Bit Fields */
gustavatmel 1:9c5af431a1f1 2901 #define LLWU_FILT1_FILTSEL_MASK 0xFu
gustavatmel 1:9c5af431a1f1 2902 #define LLWU_FILT1_FILTSEL_SHIFT 0
gustavatmel 1:9c5af431a1f1 2903 #define LLWU_FILT1_FILTSEL(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT1_FILTSEL_SHIFT))&LLWU_FILT1_FILTSEL_MASK)
gustavatmel 1:9c5af431a1f1 2904 #define LLWU_FILT1_FILTE_MASK 0x60u
gustavatmel 1:9c5af431a1f1 2905 #define LLWU_FILT1_FILTE_SHIFT 5
gustavatmel 1:9c5af431a1f1 2906 #define LLWU_FILT1_FILTE(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT1_FILTE_SHIFT))&LLWU_FILT1_FILTE_MASK)
gustavatmel 1:9c5af431a1f1 2907 #define LLWU_FILT1_FILTF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2908 #define LLWU_FILT1_FILTF_SHIFT 7
gustavatmel 1:9c5af431a1f1 2909 /* FILT2 Bit Fields */
gustavatmel 1:9c5af431a1f1 2910 #define LLWU_FILT2_FILTSEL_MASK 0xFu
gustavatmel 1:9c5af431a1f1 2911 #define LLWU_FILT2_FILTSEL_SHIFT 0
gustavatmel 1:9c5af431a1f1 2912 #define LLWU_FILT2_FILTSEL(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTSEL_SHIFT))&LLWU_FILT2_FILTSEL_MASK)
gustavatmel 1:9c5af431a1f1 2913 #define LLWU_FILT2_FILTE_MASK 0x60u
gustavatmel 1:9c5af431a1f1 2914 #define LLWU_FILT2_FILTE_SHIFT 5
gustavatmel 1:9c5af431a1f1 2915 #define LLWU_FILT2_FILTE(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTE_SHIFT))&LLWU_FILT2_FILTE_MASK)
gustavatmel 1:9c5af431a1f1 2916 #define LLWU_FILT2_FILTF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2917 #define LLWU_FILT2_FILTF_SHIFT 7
gustavatmel 1:9c5af431a1f1 2918 /* RST Bit Fields */
gustavatmel 1:9c5af431a1f1 2919 #define LLWU_RST_RSTFILT_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2920 #define LLWU_RST_RSTFILT_SHIFT 0
gustavatmel 1:9c5af431a1f1 2921 #define LLWU_RST_LLRSTE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2922 #define LLWU_RST_LLRSTE_SHIFT 1
gustavatmel 1:9c5af431a1f1 2923
gustavatmel 1:9c5af431a1f1 2924 /**
gustavatmel 1:9c5af431a1f1 2925 * @}
gustavatmel 1:9c5af431a1f1 2926 */ /* end of group LLWU_Register_Masks */
gustavatmel 1:9c5af431a1f1 2927
gustavatmel 1:9c5af431a1f1 2928
gustavatmel 1:9c5af431a1f1 2929 /* LLWU - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 2930 /** Peripheral LLWU base address */
gustavatmel 1:9c5af431a1f1 2931 #define LLWU_BASE (0x4007C000u)
gustavatmel 1:9c5af431a1f1 2932 /** Peripheral LLWU base pointer */
gustavatmel 1:9c5af431a1f1 2933 #define LLWU ((LLWU_Type *)LLWU_BASE)
gustavatmel 1:9c5af431a1f1 2934
gustavatmel 1:9c5af431a1f1 2935 /**
gustavatmel 1:9c5af431a1f1 2936 * @}
gustavatmel 1:9c5af431a1f1 2937 */ /* end of group LLWU_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 2938
gustavatmel 1:9c5af431a1f1 2939
gustavatmel 1:9c5af431a1f1 2940 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 2941 -- LPTMR Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 2942 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 2943
gustavatmel 1:9c5af431a1f1 2944 /**
gustavatmel 1:9c5af431a1f1 2945 * @addtogroup LPTMR_Peripheral_Access_Layer LPTMR Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 2946 * @{
gustavatmel 1:9c5af431a1f1 2947 */
gustavatmel 1:9c5af431a1f1 2948
gustavatmel 1:9c5af431a1f1 2949 /** LPTMR - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 2950 typedef struct {
gustavatmel 1:9c5af431a1f1 2951 __IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 2952 __IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 2953 __IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 2954 __I uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 2955 } LPTMR_Type;
gustavatmel 1:9c5af431a1f1 2956
gustavatmel 1:9c5af431a1f1 2957 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 2958 -- LPTMR Register Masks
gustavatmel 1:9c5af431a1f1 2959 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 2960
gustavatmel 1:9c5af431a1f1 2961 /**
gustavatmel 1:9c5af431a1f1 2962 * @addtogroup LPTMR_Register_Masks LPTMR Register Masks
gustavatmel 1:9c5af431a1f1 2963 * @{
gustavatmel 1:9c5af431a1f1 2964 */
gustavatmel 1:9c5af431a1f1 2965
gustavatmel 1:9c5af431a1f1 2966 /* CSR Bit Fields */
gustavatmel 1:9c5af431a1f1 2967 #define LPTMR_CSR_TEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 2968 #define LPTMR_CSR_TEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 2969 #define LPTMR_CSR_TMS_MASK 0x2u
gustavatmel 1:9c5af431a1f1 2970 #define LPTMR_CSR_TMS_SHIFT 1
gustavatmel 1:9c5af431a1f1 2971 #define LPTMR_CSR_TFC_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2972 #define LPTMR_CSR_TFC_SHIFT 2
gustavatmel 1:9c5af431a1f1 2973 #define LPTMR_CSR_TPP_MASK 0x8u
gustavatmel 1:9c5af431a1f1 2974 #define LPTMR_CSR_TPP_SHIFT 3
gustavatmel 1:9c5af431a1f1 2975 #define LPTMR_CSR_TPS_MASK 0x30u
gustavatmel 1:9c5af431a1f1 2976 #define LPTMR_CSR_TPS_SHIFT 4
gustavatmel 1:9c5af431a1f1 2977 #define LPTMR_CSR_TPS(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TPS_SHIFT))&LPTMR_CSR_TPS_MASK)
gustavatmel 1:9c5af431a1f1 2978 #define LPTMR_CSR_TIE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 2979 #define LPTMR_CSR_TIE_SHIFT 6
gustavatmel 1:9c5af431a1f1 2980 #define LPTMR_CSR_TCF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 2981 #define LPTMR_CSR_TCF_SHIFT 7
gustavatmel 1:9c5af431a1f1 2982 /* PSR Bit Fields */
gustavatmel 1:9c5af431a1f1 2983 #define LPTMR_PSR_PCS_MASK 0x3u
gustavatmel 1:9c5af431a1f1 2984 #define LPTMR_PSR_PCS_SHIFT 0
gustavatmel 1:9c5af431a1f1 2985 #define LPTMR_PSR_PCS(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PCS_SHIFT))&LPTMR_PSR_PCS_MASK)
gustavatmel 1:9c5af431a1f1 2986 #define LPTMR_PSR_PBYP_MASK 0x4u
gustavatmel 1:9c5af431a1f1 2987 #define LPTMR_PSR_PBYP_SHIFT 2
gustavatmel 1:9c5af431a1f1 2988 #define LPTMR_PSR_PRESCALE_MASK 0x78u
gustavatmel 1:9c5af431a1f1 2989 #define LPTMR_PSR_PRESCALE_SHIFT 3
gustavatmel 1:9c5af431a1f1 2990 #define LPTMR_PSR_PRESCALE(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PRESCALE_SHIFT))&LPTMR_PSR_PRESCALE_MASK)
gustavatmel 1:9c5af431a1f1 2991 /* CMR Bit Fields */
gustavatmel 1:9c5af431a1f1 2992 #define LPTMR_CMR_COMPARE_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 2993 #define LPTMR_CMR_COMPARE_SHIFT 0
gustavatmel 1:9c5af431a1f1 2994 #define LPTMR_CMR_COMPARE(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CMR_COMPARE_SHIFT))&LPTMR_CMR_COMPARE_MASK)
gustavatmel 1:9c5af431a1f1 2995 /* CNR Bit Fields */
gustavatmel 1:9c5af431a1f1 2996 #define LPTMR_CNR_COUNTER_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 2997 #define LPTMR_CNR_COUNTER_SHIFT 0
gustavatmel 1:9c5af431a1f1 2998 #define LPTMR_CNR_COUNTER(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CNR_COUNTER_SHIFT))&LPTMR_CNR_COUNTER_MASK)
gustavatmel 1:9c5af431a1f1 2999
gustavatmel 1:9c5af431a1f1 3000 /**
gustavatmel 1:9c5af431a1f1 3001 * @}
gustavatmel 1:9c5af431a1f1 3002 */ /* end of group LPTMR_Register_Masks */
gustavatmel 1:9c5af431a1f1 3003
gustavatmel 1:9c5af431a1f1 3004
gustavatmel 1:9c5af431a1f1 3005 /* LPTMR - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3006 /** Peripheral LPTMR0 base address */
gustavatmel 1:9c5af431a1f1 3007 #define LPTMR0_BASE (0x40040000u)
gustavatmel 1:9c5af431a1f1 3008 /** Peripheral LPTMR0 base pointer */
gustavatmel 1:9c5af431a1f1 3009 #define LPTMR0 ((LPTMR_Type *)LPTMR0_BASE)
gustavatmel 1:9c5af431a1f1 3010
gustavatmel 1:9c5af431a1f1 3011 /**
gustavatmel 1:9c5af431a1f1 3012 * @}
gustavatmel 1:9c5af431a1f1 3013 */ /* end of group LPTMR_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3014
gustavatmel 1:9c5af431a1f1 3015
gustavatmel 1:9c5af431a1f1 3016 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3017 -- MCG Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3018 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3019
gustavatmel 1:9c5af431a1f1 3020 /**
gustavatmel 1:9c5af431a1f1 3021 * @addtogroup MCG_Peripheral_Access_Layer MCG Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3022 * @{
gustavatmel 1:9c5af431a1f1 3023 */
gustavatmel 1:9c5af431a1f1 3024
gustavatmel 1:9c5af431a1f1 3025 /** MCG - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3026 typedef struct {
gustavatmel 1:9c5af431a1f1 3027 __IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 3028 __IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 3029 __IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 3030 __IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
gustavatmel 1:9c5af431a1f1 3031 __IO uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 3032 __IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
gustavatmel 1:9c5af431a1f1 3033 __I uint8_t S; /**< MCG Status Register, offset: 0x6 */
gustavatmel 1:9c5af431a1f1 3034 uint8_t RESERVED_0[1];
gustavatmel 1:9c5af431a1f1 3035 __IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 3036 uint8_t RESERVED_1[1];
gustavatmel 1:9c5af431a1f1 3037 __IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
gustavatmel 1:9c5af431a1f1 3038 __IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
gustavatmel 1:9c5af431a1f1 3039 __IO uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 3040 __IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
gustavatmel 1:9c5af431a1f1 3041 } MCG_Type;
gustavatmel 1:9c5af431a1f1 3042
gustavatmel 1:9c5af431a1f1 3043 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3044 -- MCG Register Masks
gustavatmel 1:9c5af431a1f1 3045 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3046
gustavatmel 1:9c5af431a1f1 3047 /**
gustavatmel 1:9c5af431a1f1 3048 * @addtogroup MCG_Register_Masks MCG Register Masks
gustavatmel 1:9c5af431a1f1 3049 * @{
gustavatmel 1:9c5af431a1f1 3050 */
gustavatmel 1:9c5af431a1f1 3051
gustavatmel 1:9c5af431a1f1 3052 /* C1 Bit Fields */
gustavatmel 1:9c5af431a1f1 3053 #define MCG_C1_IREFSTEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3054 #define MCG_C1_IREFSTEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 3055 #define MCG_C1_IRCLKEN_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3056 #define MCG_C1_IRCLKEN_SHIFT 1
gustavatmel 1:9c5af431a1f1 3057 #define MCG_C1_IREFS_MASK 0x4u
gustavatmel 1:9c5af431a1f1 3058 #define MCG_C1_IREFS_SHIFT 2
gustavatmel 1:9c5af431a1f1 3059 #define MCG_C1_FRDIV_MASK 0x38u
gustavatmel 1:9c5af431a1f1 3060 #define MCG_C1_FRDIV_SHIFT 3
gustavatmel 1:9c5af431a1f1 3061 #define MCG_C1_FRDIV(x) (((uint8_t)(((uint8_t)(x))<<MCG_C1_FRDIV_SHIFT))&MCG_C1_FRDIV_MASK)
gustavatmel 1:9c5af431a1f1 3062 #define MCG_C1_CLKS_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 3063 #define MCG_C1_CLKS_SHIFT 6
gustavatmel 1:9c5af431a1f1 3064 #define MCG_C1_CLKS(x) (((uint8_t)(((uint8_t)(x))<<MCG_C1_CLKS_SHIFT))&MCG_C1_CLKS_MASK)
gustavatmel 1:9c5af431a1f1 3065 /* C2 Bit Fields */
gustavatmel 1:9c5af431a1f1 3066 #define MCG_C2_IRCS_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3067 #define MCG_C2_IRCS_SHIFT 0
gustavatmel 1:9c5af431a1f1 3068 #define MCG_C2_LP_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3069 #define MCG_C2_LP_SHIFT 1
gustavatmel 1:9c5af431a1f1 3070 #define MCG_C2_EREFS0_MASK 0x4u
gustavatmel 1:9c5af431a1f1 3071 #define MCG_C2_EREFS0_SHIFT 2
gustavatmel 1:9c5af431a1f1 3072 #define MCG_C2_HGO0_MASK 0x8u
gustavatmel 1:9c5af431a1f1 3073 #define MCG_C2_HGO0_SHIFT 3
gustavatmel 1:9c5af431a1f1 3074 #define MCG_C2_RANGE0_MASK 0x30u
gustavatmel 1:9c5af431a1f1 3075 #define MCG_C2_RANGE0_SHIFT 4
gustavatmel 1:9c5af431a1f1 3076 #define MCG_C2_RANGE0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C2_RANGE0_SHIFT))&MCG_C2_RANGE0_MASK)
gustavatmel 1:9c5af431a1f1 3077 #define MCG_C2_LOCRE0_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3078 #define MCG_C2_LOCRE0_SHIFT 7
gustavatmel 1:9c5af431a1f1 3079 /* C3 Bit Fields */
gustavatmel 1:9c5af431a1f1 3080 #define MCG_C3_SCTRIM_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3081 #define MCG_C3_SCTRIM_SHIFT 0
gustavatmel 1:9c5af431a1f1 3082 #define MCG_C3_SCTRIM(x) (((uint8_t)(((uint8_t)(x))<<MCG_C3_SCTRIM_SHIFT))&MCG_C3_SCTRIM_MASK)
gustavatmel 1:9c5af431a1f1 3083 /* C4 Bit Fields */
gustavatmel 1:9c5af431a1f1 3084 #define MCG_C4_SCFTRIM_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3085 #define MCG_C4_SCFTRIM_SHIFT 0
gustavatmel 1:9c5af431a1f1 3086 #define MCG_C4_FCTRIM_MASK 0x1Eu
gustavatmel 1:9c5af431a1f1 3087 #define MCG_C4_FCTRIM_SHIFT 1
gustavatmel 1:9c5af431a1f1 3088 #define MCG_C4_FCTRIM(x) (((uint8_t)(((uint8_t)(x))<<MCG_C4_FCTRIM_SHIFT))&MCG_C4_FCTRIM_MASK)
gustavatmel 1:9c5af431a1f1 3089 #define MCG_C4_DRST_DRS_MASK 0x60u
gustavatmel 1:9c5af431a1f1 3090 #define MCG_C4_DRST_DRS_SHIFT 5
gustavatmel 1:9c5af431a1f1 3091 #define MCG_C4_DRST_DRS(x) (((uint8_t)(((uint8_t)(x))<<MCG_C4_DRST_DRS_SHIFT))&MCG_C4_DRST_DRS_MASK)
gustavatmel 1:9c5af431a1f1 3092 #define MCG_C4_DMX32_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3093 #define MCG_C4_DMX32_SHIFT 7
gustavatmel 1:9c5af431a1f1 3094 /* C5 Bit Fields */
gustavatmel 1:9c5af431a1f1 3095 #define MCG_C5_PRDIV0_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 3096 #define MCG_C5_PRDIV0_SHIFT 0
gustavatmel 1:9c5af431a1f1 3097 #define MCG_C5_PRDIV0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C5_PRDIV0_SHIFT))&MCG_C5_PRDIV0_MASK)
gustavatmel 1:9c5af431a1f1 3098 #define MCG_C5_PLLSTEN0_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3099 #define MCG_C5_PLLSTEN0_SHIFT 5
gustavatmel 1:9c5af431a1f1 3100 #define MCG_C5_PLLCLKEN0_MASK 0x40u
gustavatmel 1:9c5af431a1f1 3101 #define MCG_C5_PLLCLKEN0_SHIFT 6
gustavatmel 1:9c5af431a1f1 3102 /* C6 Bit Fields */
gustavatmel 1:9c5af431a1f1 3103 #define MCG_C6_VDIV0_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 3104 #define MCG_C6_VDIV0_SHIFT 0
gustavatmel 1:9c5af431a1f1 3105 #define MCG_C6_VDIV0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C6_VDIV0_SHIFT))&MCG_C6_VDIV0_MASK)
gustavatmel 1:9c5af431a1f1 3106 #define MCG_C6_CME0_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3107 #define MCG_C6_CME0_SHIFT 5
gustavatmel 1:9c5af431a1f1 3108 #define MCG_C6_PLLS_MASK 0x40u
gustavatmel 1:9c5af431a1f1 3109 #define MCG_C6_PLLS_SHIFT 6
gustavatmel 1:9c5af431a1f1 3110 #define MCG_C6_LOLIE0_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3111 #define MCG_C6_LOLIE0_SHIFT 7
gustavatmel 1:9c5af431a1f1 3112 /* S Bit Fields */
gustavatmel 1:9c5af431a1f1 3113 #define MCG_S_IRCST_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3114 #define MCG_S_IRCST_SHIFT 0
gustavatmel 1:9c5af431a1f1 3115 #define MCG_S_OSCINIT0_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3116 #define MCG_S_OSCINIT0_SHIFT 1
gustavatmel 1:9c5af431a1f1 3117 #define MCG_S_CLKST_MASK 0xCu
gustavatmel 1:9c5af431a1f1 3118 #define MCG_S_CLKST_SHIFT 2
gustavatmel 1:9c5af431a1f1 3119 #define MCG_S_CLKST(x) (((uint8_t)(((uint8_t)(x))<<MCG_S_CLKST_SHIFT))&MCG_S_CLKST_MASK)
gustavatmel 1:9c5af431a1f1 3120 #define MCG_S_IREFST_MASK 0x10u
gustavatmel 1:9c5af431a1f1 3121 #define MCG_S_IREFST_SHIFT 4
gustavatmel 1:9c5af431a1f1 3122 #define MCG_S_PLLST_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3123 #define MCG_S_PLLST_SHIFT 5
gustavatmel 1:9c5af431a1f1 3124 #define MCG_S_LOCK0_MASK 0x40u
gustavatmel 1:9c5af431a1f1 3125 #define MCG_S_LOCK0_SHIFT 6
gustavatmel 1:9c5af431a1f1 3126 #define MCG_S_LOLS0_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3127 #define MCG_S_LOLS0_SHIFT 7
gustavatmel 1:9c5af431a1f1 3128 /* SC Bit Fields */
gustavatmel 1:9c5af431a1f1 3129 #define MCG_SC_LOCS0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3130 #define MCG_SC_LOCS0_SHIFT 0
gustavatmel 1:9c5af431a1f1 3131 #define MCG_SC_FCRDIV_MASK 0xEu
gustavatmel 1:9c5af431a1f1 3132 #define MCG_SC_FCRDIV_SHIFT 1
gustavatmel 1:9c5af431a1f1 3133 #define MCG_SC_FCRDIV(x) (((uint8_t)(((uint8_t)(x))<<MCG_SC_FCRDIV_SHIFT))&MCG_SC_FCRDIV_MASK)
gustavatmel 1:9c5af431a1f1 3134 #define MCG_SC_FLTPRSRV_MASK 0x10u
gustavatmel 1:9c5af431a1f1 3135 #define MCG_SC_FLTPRSRV_SHIFT 4
gustavatmel 1:9c5af431a1f1 3136 #define MCG_SC_ATMF_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3137 #define MCG_SC_ATMF_SHIFT 5
gustavatmel 1:9c5af431a1f1 3138 #define MCG_SC_ATMS_MASK 0x40u
gustavatmel 1:9c5af431a1f1 3139 #define MCG_SC_ATMS_SHIFT 6
gustavatmel 1:9c5af431a1f1 3140 #define MCG_SC_ATME_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3141 #define MCG_SC_ATME_SHIFT 7
gustavatmel 1:9c5af431a1f1 3142 /* ATCVH Bit Fields */
gustavatmel 1:9c5af431a1f1 3143 #define MCG_ATCVH_ATCVH_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3144 #define MCG_ATCVH_ATCVH_SHIFT 0
gustavatmel 1:9c5af431a1f1 3145 #define MCG_ATCVH_ATCVH(x) (((uint8_t)(((uint8_t)(x))<<MCG_ATCVH_ATCVH_SHIFT))&MCG_ATCVH_ATCVH_MASK)
gustavatmel 1:9c5af431a1f1 3146 /* ATCVL Bit Fields */
gustavatmel 1:9c5af431a1f1 3147 #define MCG_ATCVL_ATCVL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3148 #define MCG_ATCVL_ATCVL_SHIFT 0
gustavatmel 1:9c5af431a1f1 3149 #define MCG_ATCVL_ATCVL(x) (((uint8_t)(((uint8_t)(x))<<MCG_ATCVL_ATCVL_SHIFT))&MCG_ATCVL_ATCVL_MASK)
gustavatmel 1:9c5af431a1f1 3150 /* C7 Bit Fields */
gustavatmel 1:9c5af431a1f1 3151 #define MCG_C7_OSCSEL_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3152 #define MCG_C7_OSCSEL_SHIFT 0
gustavatmel 1:9c5af431a1f1 3153 /* C8 Bit Fields */
gustavatmel 1:9c5af431a1f1 3154 #define MCG_C8_LOCS1_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3155 #define MCG_C8_LOCS1_SHIFT 0
gustavatmel 1:9c5af431a1f1 3156 #define MCG_C8_CME1_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3157 #define MCG_C8_CME1_SHIFT 5
gustavatmel 1:9c5af431a1f1 3158 #define MCG_C8_LOLRE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 3159 #define MCG_C8_LOLRE_SHIFT 6
gustavatmel 1:9c5af431a1f1 3160 #define MCG_C8_LOCRE1_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3161 #define MCG_C8_LOCRE1_SHIFT 7
gustavatmel 1:9c5af431a1f1 3162
gustavatmel 1:9c5af431a1f1 3163 /**
gustavatmel 1:9c5af431a1f1 3164 * @}
gustavatmel 1:9c5af431a1f1 3165 */ /* end of group MCG_Register_Masks */
gustavatmel 1:9c5af431a1f1 3166
gustavatmel 1:9c5af431a1f1 3167
gustavatmel 1:9c5af431a1f1 3168 /* MCG - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3169 /** Peripheral MCG base address */
gustavatmel 1:9c5af431a1f1 3170 #define MCG_BASE (0x40064000u)
gustavatmel 1:9c5af431a1f1 3171 /** Peripheral MCG base pointer */
gustavatmel 1:9c5af431a1f1 3172 #define MCG ((MCG_Type *)MCG_BASE)
gustavatmel 1:9c5af431a1f1 3173
gustavatmel 1:9c5af431a1f1 3174 /**
gustavatmel 1:9c5af431a1f1 3175 * @}
gustavatmel 1:9c5af431a1f1 3176 */ /* end of group MCG_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3177
gustavatmel 1:9c5af431a1f1 3178
gustavatmel 1:9c5af431a1f1 3179 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3180 -- NV Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3181 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3182
gustavatmel 1:9c5af431a1f1 3183 /**
gustavatmel 1:9c5af431a1f1 3184 * @addtogroup NV_Peripheral_Access_Layer NV Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3185 * @{
gustavatmel 1:9c5af431a1f1 3186 */
gustavatmel 1:9c5af431a1f1 3187
gustavatmel 1:9c5af431a1f1 3188 /** NV - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3189 typedef struct {
gustavatmel 1:9c5af431a1f1 3190 __I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
gustavatmel 1:9c5af431a1f1 3191 __I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
gustavatmel 1:9c5af431a1f1 3192 __I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
gustavatmel 1:9c5af431a1f1 3193 __I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
gustavatmel 1:9c5af431a1f1 3194 __I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
gustavatmel 1:9c5af431a1f1 3195 __I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
gustavatmel 1:9c5af431a1f1 3196 __I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
gustavatmel 1:9c5af431a1f1 3197 __I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
gustavatmel 1:9c5af431a1f1 3198 __I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 3199 __I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
gustavatmel 1:9c5af431a1f1 3200 __I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
gustavatmel 1:9c5af431a1f1 3201 __I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
gustavatmel 1:9c5af431a1f1 3202 __I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 3203 __I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
gustavatmel 1:9c5af431a1f1 3204 __I uint8_t FEPROT; /**< Non-volatile EERAM Protection Register, offset: 0xE */
gustavatmel 1:9c5af431a1f1 3205 __I uint8_t FDPROT; /**< Non-volatile D-Flash Protection Register, offset: 0xF */
gustavatmel 1:9c5af431a1f1 3206 } NV_Type;
gustavatmel 1:9c5af431a1f1 3207
gustavatmel 1:9c5af431a1f1 3208 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3209 -- NV Register Masks
gustavatmel 1:9c5af431a1f1 3210 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3211
gustavatmel 1:9c5af431a1f1 3212 /**
gustavatmel 1:9c5af431a1f1 3213 * @addtogroup NV_Register_Masks NV Register Masks
gustavatmel 1:9c5af431a1f1 3214 * @{
gustavatmel 1:9c5af431a1f1 3215 */
gustavatmel 1:9c5af431a1f1 3216
gustavatmel 1:9c5af431a1f1 3217 /* BACKKEY3 Bit Fields */
gustavatmel 1:9c5af431a1f1 3218 #define NV_BACKKEY3_KEY_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3219 #define NV_BACKKEY3_KEY_SHIFT 0
gustavatmel 1:9c5af431a1f1 3220 #define NV_BACKKEY3_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY3_KEY_SHIFT))&NV_BACKKEY3_KEY_MASK)
gustavatmel 1:9c5af431a1f1 3221 /* BACKKEY2 Bit Fields */
gustavatmel 1:9c5af431a1f1 3222 #define NV_BACKKEY2_KEY_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3223 #define NV_BACKKEY2_KEY_SHIFT 0
gustavatmel 1:9c5af431a1f1 3224 #define NV_BACKKEY2_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY2_KEY_SHIFT))&NV_BACKKEY2_KEY_MASK)
gustavatmel 1:9c5af431a1f1 3225 /* BACKKEY1 Bit Fields */
gustavatmel 1:9c5af431a1f1 3226 #define NV_BACKKEY1_KEY_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3227 #define NV_BACKKEY1_KEY_SHIFT 0
gustavatmel 1:9c5af431a1f1 3228 #define NV_BACKKEY1_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY1_KEY_SHIFT))&NV_BACKKEY1_KEY_MASK)
gustavatmel 1:9c5af431a1f1 3229 /* BACKKEY0 Bit Fields */
gustavatmel 1:9c5af431a1f1 3230 #define NV_BACKKEY0_KEY_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3231 #define NV_BACKKEY0_KEY_SHIFT 0
gustavatmel 1:9c5af431a1f1 3232 #define NV_BACKKEY0_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY0_KEY_SHIFT))&NV_BACKKEY0_KEY_MASK)
gustavatmel 1:9c5af431a1f1 3233 /* BACKKEY7 Bit Fields */
gustavatmel 1:9c5af431a1f1 3234 #define NV_BACKKEY7_KEY_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3235 #define NV_BACKKEY7_KEY_SHIFT 0
gustavatmel 1:9c5af431a1f1 3236 #define NV_BACKKEY7_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY7_KEY_SHIFT))&NV_BACKKEY7_KEY_MASK)
gustavatmel 1:9c5af431a1f1 3237 /* BACKKEY6 Bit Fields */
gustavatmel 1:9c5af431a1f1 3238 #define NV_BACKKEY6_KEY_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3239 #define NV_BACKKEY6_KEY_SHIFT 0
gustavatmel 1:9c5af431a1f1 3240 #define NV_BACKKEY6_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY6_KEY_SHIFT))&NV_BACKKEY6_KEY_MASK)
gustavatmel 1:9c5af431a1f1 3241 /* BACKKEY5 Bit Fields */
gustavatmel 1:9c5af431a1f1 3242 #define NV_BACKKEY5_KEY_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3243 #define NV_BACKKEY5_KEY_SHIFT 0
gustavatmel 1:9c5af431a1f1 3244 #define NV_BACKKEY5_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY5_KEY_SHIFT))&NV_BACKKEY5_KEY_MASK)
gustavatmel 1:9c5af431a1f1 3245 /* BACKKEY4 Bit Fields */
gustavatmel 1:9c5af431a1f1 3246 #define NV_BACKKEY4_KEY_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3247 #define NV_BACKKEY4_KEY_SHIFT 0
gustavatmel 1:9c5af431a1f1 3248 #define NV_BACKKEY4_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY4_KEY_SHIFT))&NV_BACKKEY4_KEY_MASK)
gustavatmel 1:9c5af431a1f1 3249 /* FPROT3 Bit Fields */
gustavatmel 1:9c5af431a1f1 3250 #define NV_FPROT3_PROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3251 #define NV_FPROT3_PROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 3252 #define NV_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT3_PROT_SHIFT))&NV_FPROT3_PROT_MASK)
gustavatmel 1:9c5af431a1f1 3253 /* FPROT2 Bit Fields */
gustavatmel 1:9c5af431a1f1 3254 #define NV_FPROT2_PROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3255 #define NV_FPROT2_PROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 3256 #define NV_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT2_PROT_SHIFT))&NV_FPROT2_PROT_MASK)
gustavatmel 1:9c5af431a1f1 3257 /* FPROT1 Bit Fields */
gustavatmel 1:9c5af431a1f1 3258 #define NV_FPROT1_PROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3259 #define NV_FPROT1_PROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 3260 #define NV_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT1_PROT_SHIFT))&NV_FPROT1_PROT_MASK)
gustavatmel 1:9c5af431a1f1 3261 /* FPROT0 Bit Fields */
gustavatmel 1:9c5af431a1f1 3262 #define NV_FPROT0_PROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3263 #define NV_FPROT0_PROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 3264 #define NV_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT0_PROT_SHIFT))&NV_FPROT0_PROT_MASK)
gustavatmel 1:9c5af431a1f1 3265 /* FSEC Bit Fields */
gustavatmel 1:9c5af431a1f1 3266 #define NV_FSEC_SEC_MASK 0x3u
gustavatmel 1:9c5af431a1f1 3267 #define NV_FSEC_SEC_SHIFT 0
gustavatmel 1:9c5af431a1f1 3268 #define NV_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_SEC_SHIFT))&NV_FSEC_SEC_MASK)
gustavatmel 1:9c5af431a1f1 3269 #define NV_FSEC_FSLACC_MASK 0xCu
gustavatmel 1:9c5af431a1f1 3270 #define NV_FSEC_FSLACC_SHIFT 2
gustavatmel 1:9c5af431a1f1 3271 #define NV_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_FSLACC_SHIFT))&NV_FSEC_FSLACC_MASK)
gustavatmel 1:9c5af431a1f1 3272 #define NV_FSEC_MEEN_MASK 0x30u
gustavatmel 1:9c5af431a1f1 3273 #define NV_FSEC_MEEN_SHIFT 4
gustavatmel 1:9c5af431a1f1 3274 #define NV_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_MEEN_SHIFT))&NV_FSEC_MEEN_MASK)
gustavatmel 1:9c5af431a1f1 3275 #define NV_FSEC_KEYEN_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 3276 #define NV_FSEC_KEYEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 3277 #define NV_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_KEYEN_SHIFT))&NV_FSEC_KEYEN_MASK)
gustavatmel 1:9c5af431a1f1 3278 /* FOPT Bit Fields */
gustavatmel 1:9c5af431a1f1 3279 #define NV_FOPT_LPBOOT_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3280 #define NV_FOPT_LPBOOT_SHIFT 0
gustavatmel 1:9c5af431a1f1 3281 #define NV_FOPT_EZPORT_DIS_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3282 #define NV_FOPT_EZPORT_DIS_SHIFT 1
gustavatmel 1:9c5af431a1f1 3283 /* FEPROT Bit Fields */
gustavatmel 1:9c5af431a1f1 3284 #define NV_FEPROT_EPROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3285 #define NV_FEPROT_EPROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 3286 #define NV_FEPROT_EPROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FEPROT_EPROT_SHIFT))&NV_FEPROT_EPROT_MASK)
gustavatmel 1:9c5af431a1f1 3287 /* FDPROT Bit Fields */
gustavatmel 1:9c5af431a1f1 3288 #define NV_FDPROT_DPROT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3289 #define NV_FDPROT_DPROT_SHIFT 0
gustavatmel 1:9c5af431a1f1 3290 #define NV_FDPROT_DPROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FDPROT_DPROT_SHIFT))&NV_FDPROT_DPROT_MASK)
gustavatmel 1:9c5af431a1f1 3291
gustavatmel 1:9c5af431a1f1 3292 /**
gustavatmel 1:9c5af431a1f1 3293 * @}
gustavatmel 1:9c5af431a1f1 3294 */ /* end of group NV_Register_Masks */
gustavatmel 1:9c5af431a1f1 3295
gustavatmel 1:9c5af431a1f1 3296
gustavatmel 1:9c5af431a1f1 3297 /* NV - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3298 /** Peripheral FTFL_FlashConfig base address */
gustavatmel 1:9c5af431a1f1 3299 #define FTFL_FlashConfig_BASE (0x400u)
gustavatmel 1:9c5af431a1f1 3300 /** Peripheral FTFL_FlashConfig base pointer */
gustavatmel 1:9c5af431a1f1 3301 #define FTFL_FlashConfig ((NV_Type *)FTFL_FlashConfig_BASE)
gustavatmel 1:9c5af431a1f1 3302
gustavatmel 1:9c5af431a1f1 3303 /**
gustavatmel 1:9c5af431a1f1 3304 * @}
gustavatmel 1:9c5af431a1f1 3305 */ /* end of group NV_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3306
gustavatmel 1:9c5af431a1f1 3307
gustavatmel 1:9c5af431a1f1 3308 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3309 -- OSC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3310 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3311
gustavatmel 1:9c5af431a1f1 3312 /**
gustavatmel 1:9c5af431a1f1 3313 * @addtogroup OSC_Peripheral_Access_Layer OSC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3314 * @{
gustavatmel 1:9c5af431a1f1 3315 */
gustavatmel 1:9c5af431a1f1 3316
gustavatmel 1:9c5af431a1f1 3317 /** OSC - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3318 typedef struct {
gustavatmel 1:9c5af431a1f1 3319 __IO uint8_t CR; /**< OSC Control Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 3320 } OSC_Type;
gustavatmel 1:9c5af431a1f1 3321
gustavatmel 1:9c5af431a1f1 3322 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3323 -- OSC Register Masks
gustavatmel 1:9c5af431a1f1 3324 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3325
gustavatmel 1:9c5af431a1f1 3326 /**
gustavatmel 1:9c5af431a1f1 3327 * @addtogroup OSC_Register_Masks OSC Register Masks
gustavatmel 1:9c5af431a1f1 3328 * @{
gustavatmel 1:9c5af431a1f1 3329 */
gustavatmel 1:9c5af431a1f1 3330
gustavatmel 1:9c5af431a1f1 3331 /* CR Bit Fields */
gustavatmel 1:9c5af431a1f1 3332 #define OSC_CR_SC16P_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3333 #define OSC_CR_SC16P_SHIFT 0
gustavatmel 1:9c5af431a1f1 3334 #define OSC_CR_SC8P_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3335 #define OSC_CR_SC8P_SHIFT 1
gustavatmel 1:9c5af431a1f1 3336 #define OSC_CR_SC4P_MASK 0x4u
gustavatmel 1:9c5af431a1f1 3337 #define OSC_CR_SC4P_SHIFT 2
gustavatmel 1:9c5af431a1f1 3338 #define OSC_CR_SC2P_MASK 0x8u
gustavatmel 1:9c5af431a1f1 3339 #define OSC_CR_SC2P_SHIFT 3
gustavatmel 1:9c5af431a1f1 3340 #define OSC_CR_EREFSTEN_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3341 #define OSC_CR_EREFSTEN_SHIFT 5
gustavatmel 1:9c5af431a1f1 3342 #define OSC_CR_ERCLKEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3343 #define OSC_CR_ERCLKEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 3344
gustavatmel 1:9c5af431a1f1 3345 /**
gustavatmel 1:9c5af431a1f1 3346 * @}
gustavatmel 1:9c5af431a1f1 3347 */ /* end of group OSC_Register_Masks */
gustavatmel 1:9c5af431a1f1 3348
gustavatmel 1:9c5af431a1f1 3349
gustavatmel 1:9c5af431a1f1 3350 /* OSC - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3351 /** Peripheral OSC0 base address */
gustavatmel 1:9c5af431a1f1 3352 #define OSC0_BASE (0x40065000u)
gustavatmel 1:9c5af431a1f1 3353 /** Peripheral OSC0 base pointer */
gustavatmel 1:9c5af431a1f1 3354 #define OSC0 ((OSC_Type *)OSC0_BASE)
gustavatmel 1:9c5af431a1f1 3355
gustavatmel 1:9c5af431a1f1 3356 /**
gustavatmel 1:9c5af431a1f1 3357 * @}
gustavatmel 1:9c5af431a1f1 3358 */ /* end of group OSC_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3359
gustavatmel 1:9c5af431a1f1 3360
gustavatmel 1:9c5af431a1f1 3361 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3362 -- PDB Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3363 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3364
gustavatmel 1:9c5af431a1f1 3365 /**
gustavatmel 1:9c5af431a1f1 3366 * @addtogroup PDB_Peripheral_Access_Layer PDB Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3367 * @{
gustavatmel 1:9c5af431a1f1 3368 */
gustavatmel 1:9c5af431a1f1 3369
gustavatmel 1:9c5af431a1f1 3370 /** PDB - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3371 typedef struct {
gustavatmel 1:9c5af431a1f1 3372 __IO uint32_t SC; /**< Status and Control Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 3373 __IO uint32_t MOD; /**< Modulus Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 3374 __I uint32_t CNT; /**< Counter Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 3375 __IO uint32_t IDLY; /**< Interrupt Delay Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 3376 struct { /* offset: 0x10, array step: 0x10 */
gustavatmel 1:9c5af431a1f1 3377 __IO uint32_t C1; /**< Channel n Control Register 1, array offset: 0x10, array step: 0x10 */
gustavatmel 1:9c5af431a1f1 3378 __IO uint32_t S; /**< Channel n Status Register, array offset: 0x14, array step: 0x10 */
gustavatmel 1:9c5af431a1f1 3379 __IO uint32_t DLY[2]; /**< Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x10, index2*0x4 */
gustavatmel 1:9c5af431a1f1 3380 } CH[1];
gustavatmel 1:9c5af431a1f1 3381 uint8_t RESERVED_0[368];
gustavatmel 1:9c5af431a1f1 3382 __IO uint32_t POEN; /**< Pulse-Out n Enable Register, offset: 0x190 */
gustavatmel 1:9c5af431a1f1 3383 __IO uint32_t PODLY[2]; /**< Pulse-Out n Delay Register, array offset: 0x194, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 3384 } PDB_Type;
gustavatmel 1:9c5af431a1f1 3385
gustavatmel 1:9c5af431a1f1 3386 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3387 -- PDB Register Masks
gustavatmel 1:9c5af431a1f1 3388 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3389
gustavatmel 1:9c5af431a1f1 3390 /**
gustavatmel 1:9c5af431a1f1 3391 * @addtogroup PDB_Register_Masks PDB Register Masks
gustavatmel 1:9c5af431a1f1 3392 * @{
gustavatmel 1:9c5af431a1f1 3393 */
gustavatmel 1:9c5af431a1f1 3394
gustavatmel 1:9c5af431a1f1 3395 /* SC Bit Fields */
gustavatmel 1:9c5af431a1f1 3396 #define PDB_SC_LDOK_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3397 #define PDB_SC_LDOK_SHIFT 0
gustavatmel 1:9c5af431a1f1 3398 #define PDB_SC_CONT_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3399 #define PDB_SC_CONT_SHIFT 1
gustavatmel 1:9c5af431a1f1 3400 #define PDB_SC_MULT_MASK 0xCu
gustavatmel 1:9c5af431a1f1 3401 #define PDB_SC_MULT_SHIFT 2
gustavatmel 1:9c5af431a1f1 3402 #define PDB_SC_MULT(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_MULT_SHIFT))&PDB_SC_MULT_MASK)
gustavatmel 1:9c5af431a1f1 3403 #define PDB_SC_PDBIE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3404 #define PDB_SC_PDBIE_SHIFT 5
gustavatmel 1:9c5af431a1f1 3405 #define PDB_SC_PDBIF_MASK 0x40u
gustavatmel 1:9c5af431a1f1 3406 #define PDB_SC_PDBIF_SHIFT 6
gustavatmel 1:9c5af431a1f1 3407 #define PDB_SC_PDBEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3408 #define PDB_SC_PDBEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 3409 #define PDB_SC_TRGSEL_MASK 0xF00u
gustavatmel 1:9c5af431a1f1 3410 #define PDB_SC_TRGSEL_SHIFT 8
gustavatmel 1:9c5af431a1f1 3411 #define PDB_SC_TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_TRGSEL_SHIFT))&PDB_SC_TRGSEL_MASK)
gustavatmel 1:9c5af431a1f1 3412 #define PDB_SC_PRESCALER_MASK 0x7000u
gustavatmel 1:9c5af431a1f1 3413 #define PDB_SC_PRESCALER_SHIFT 12
gustavatmel 1:9c5af431a1f1 3414 #define PDB_SC_PRESCALER(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_PRESCALER_SHIFT))&PDB_SC_PRESCALER_MASK)
gustavatmel 1:9c5af431a1f1 3415 #define PDB_SC_DMAEN_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 3416 #define PDB_SC_DMAEN_SHIFT 15
gustavatmel 1:9c5af431a1f1 3417 #define PDB_SC_SWTRIG_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 3418 #define PDB_SC_SWTRIG_SHIFT 16
gustavatmel 1:9c5af431a1f1 3419 #define PDB_SC_PDBEIE_MASK 0x20000u
gustavatmel 1:9c5af431a1f1 3420 #define PDB_SC_PDBEIE_SHIFT 17
gustavatmel 1:9c5af431a1f1 3421 #define PDB_SC_LDMOD_MASK 0xC0000u
gustavatmel 1:9c5af431a1f1 3422 #define PDB_SC_LDMOD_SHIFT 18
gustavatmel 1:9c5af431a1f1 3423 #define PDB_SC_LDMOD(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_LDMOD_SHIFT))&PDB_SC_LDMOD_MASK)
gustavatmel 1:9c5af431a1f1 3424 /* MOD Bit Fields */
gustavatmel 1:9c5af431a1f1 3425 #define PDB_MOD_MOD_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 3426 #define PDB_MOD_MOD_SHIFT 0
gustavatmel 1:9c5af431a1f1 3427 #define PDB_MOD_MOD(x) (((uint32_t)(((uint32_t)(x))<<PDB_MOD_MOD_SHIFT))&PDB_MOD_MOD_MASK)
gustavatmel 1:9c5af431a1f1 3428 /* CNT Bit Fields */
gustavatmel 1:9c5af431a1f1 3429 #define PDB_CNT_CNT_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 3430 #define PDB_CNT_CNT_SHIFT 0
gustavatmel 1:9c5af431a1f1 3431 #define PDB_CNT_CNT(x) (((uint32_t)(((uint32_t)(x))<<PDB_CNT_CNT_SHIFT))&PDB_CNT_CNT_MASK)
gustavatmel 1:9c5af431a1f1 3432 /* IDLY Bit Fields */
gustavatmel 1:9c5af431a1f1 3433 #define PDB_IDLY_IDLY_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 3434 #define PDB_IDLY_IDLY_SHIFT 0
gustavatmel 1:9c5af431a1f1 3435 #define PDB_IDLY_IDLY(x) (((uint32_t)(((uint32_t)(x))<<PDB_IDLY_IDLY_SHIFT))&PDB_IDLY_IDLY_MASK)
gustavatmel 1:9c5af431a1f1 3436 /* C1 Bit Fields */
gustavatmel 1:9c5af431a1f1 3437 #define PDB_C1_EN_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3438 #define PDB_C1_EN_SHIFT 0
gustavatmel 1:9c5af431a1f1 3439 #define PDB_C1_EN(x) (((uint32_t)(((uint32_t)(x))<<PDB_C1_EN_SHIFT))&PDB_C1_EN_MASK)
gustavatmel 1:9c5af431a1f1 3440 #define PDB_C1_TOS_MASK 0xFF00u
gustavatmel 1:9c5af431a1f1 3441 #define PDB_C1_TOS_SHIFT 8
gustavatmel 1:9c5af431a1f1 3442 #define PDB_C1_TOS(x) (((uint32_t)(((uint32_t)(x))<<PDB_C1_TOS_SHIFT))&PDB_C1_TOS_MASK)
gustavatmel 1:9c5af431a1f1 3443 #define PDB_C1_BB_MASK 0xFF0000u
gustavatmel 1:9c5af431a1f1 3444 #define PDB_C1_BB_SHIFT 16
gustavatmel 1:9c5af431a1f1 3445 #define PDB_C1_BB(x) (((uint32_t)(((uint32_t)(x))<<PDB_C1_BB_SHIFT))&PDB_C1_BB_MASK)
gustavatmel 1:9c5af431a1f1 3446 /* S Bit Fields */
gustavatmel 1:9c5af431a1f1 3447 #define PDB_S_ERR_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3448 #define PDB_S_ERR_SHIFT 0
gustavatmel 1:9c5af431a1f1 3449 #define PDB_S_ERR(x) (((uint32_t)(((uint32_t)(x))<<PDB_S_ERR_SHIFT))&PDB_S_ERR_MASK)
gustavatmel 1:9c5af431a1f1 3450 #define PDB_S_CF_MASK 0xFF0000u
gustavatmel 1:9c5af431a1f1 3451 #define PDB_S_CF_SHIFT 16
gustavatmel 1:9c5af431a1f1 3452 #define PDB_S_CF(x) (((uint32_t)(((uint32_t)(x))<<PDB_S_CF_SHIFT))&PDB_S_CF_MASK)
gustavatmel 1:9c5af431a1f1 3453 /* DLY Bit Fields */
gustavatmel 1:9c5af431a1f1 3454 #define PDB_DLY_DLY_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 3455 #define PDB_DLY_DLY_SHIFT 0
gustavatmel 1:9c5af431a1f1 3456 #define PDB_DLY_DLY(x) (((uint32_t)(((uint32_t)(x))<<PDB_DLY_DLY_SHIFT))&PDB_DLY_DLY_MASK)
gustavatmel 1:9c5af431a1f1 3457 /* POEN Bit Fields */
gustavatmel 1:9c5af431a1f1 3458 #define PDB_POEN_POEN_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3459 #define PDB_POEN_POEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 3460 #define PDB_POEN_POEN(x) (((uint32_t)(((uint32_t)(x))<<PDB_POEN_POEN_SHIFT))&PDB_POEN_POEN_MASK)
gustavatmel 1:9c5af431a1f1 3461 /* PODLY Bit Fields */
gustavatmel 1:9c5af431a1f1 3462 #define PDB_PODLY_DLY2_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 3463 #define PDB_PODLY_DLY2_SHIFT 0
gustavatmel 1:9c5af431a1f1 3464 #define PDB_PODLY_DLY2(x) (((uint32_t)(((uint32_t)(x))<<PDB_PODLY_DLY2_SHIFT))&PDB_PODLY_DLY2_MASK)
gustavatmel 1:9c5af431a1f1 3465 #define PDB_PODLY_DLY1_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 3466 #define PDB_PODLY_DLY1_SHIFT 16
gustavatmel 1:9c5af431a1f1 3467 #define PDB_PODLY_DLY1(x) (((uint32_t)(((uint32_t)(x))<<PDB_PODLY_DLY1_SHIFT))&PDB_PODLY_DLY1_MASK)
gustavatmel 1:9c5af431a1f1 3468
gustavatmel 1:9c5af431a1f1 3469 /**
gustavatmel 1:9c5af431a1f1 3470 * @}
gustavatmel 1:9c5af431a1f1 3471 */ /* end of group PDB_Register_Masks */
gustavatmel 1:9c5af431a1f1 3472
gustavatmel 1:9c5af431a1f1 3473
gustavatmel 1:9c5af431a1f1 3474 /* PDB - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3475 /** Peripheral PDB0 base address */
gustavatmel 1:9c5af431a1f1 3476 #define PDB0_BASE (0x40036000u)
gustavatmel 1:9c5af431a1f1 3477 /** Peripheral PDB0 base pointer */
gustavatmel 1:9c5af431a1f1 3478 #define PDB0 ((PDB_Type *)PDB0_BASE)
gustavatmel 1:9c5af431a1f1 3479
gustavatmel 1:9c5af431a1f1 3480 /**
gustavatmel 1:9c5af431a1f1 3481 * @}
gustavatmel 1:9c5af431a1f1 3482 */ /* end of group PDB_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3483
gustavatmel 1:9c5af431a1f1 3484
gustavatmel 1:9c5af431a1f1 3485 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3486 -- PIT Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3487 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3488
gustavatmel 1:9c5af431a1f1 3489 /**
gustavatmel 1:9c5af431a1f1 3490 * @addtogroup PIT_Peripheral_Access_Layer PIT Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3491 * @{
gustavatmel 1:9c5af431a1f1 3492 */
gustavatmel 1:9c5af431a1f1 3493
gustavatmel 1:9c5af431a1f1 3494 /** PIT - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3495 typedef struct {
gustavatmel 1:9c5af431a1f1 3496 __IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 3497 uint8_t RESERVED_0[252];
gustavatmel 1:9c5af431a1f1 3498 struct { /* offset: 0x100, array step: 0x10 */
gustavatmel 1:9c5af431a1f1 3499 __IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
gustavatmel 1:9c5af431a1f1 3500 __I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
gustavatmel 1:9c5af431a1f1 3501 __IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
gustavatmel 1:9c5af431a1f1 3502 __IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
gustavatmel 1:9c5af431a1f1 3503 } CHANNEL[4];
gustavatmel 1:9c5af431a1f1 3504 } PIT_Type;
gustavatmel 1:9c5af431a1f1 3505
gustavatmel 1:9c5af431a1f1 3506 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3507 -- PIT Register Masks
gustavatmel 1:9c5af431a1f1 3508 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3509
gustavatmel 1:9c5af431a1f1 3510 /**
gustavatmel 1:9c5af431a1f1 3511 * @addtogroup PIT_Register_Masks PIT Register Masks
gustavatmel 1:9c5af431a1f1 3512 * @{
gustavatmel 1:9c5af431a1f1 3513 */
gustavatmel 1:9c5af431a1f1 3514
gustavatmel 1:9c5af431a1f1 3515 /* MCR Bit Fields */
gustavatmel 1:9c5af431a1f1 3516 #define PIT_MCR_FRZ_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3517 #define PIT_MCR_FRZ_SHIFT 0
gustavatmel 1:9c5af431a1f1 3518 #define PIT_MCR_MDIS_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3519 #define PIT_MCR_MDIS_SHIFT 1
gustavatmel 1:9c5af431a1f1 3520 /* LDVAL Bit Fields */
gustavatmel 1:9c5af431a1f1 3521 #define PIT_LDVAL_TSV_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 3522 #define PIT_LDVAL_TSV_SHIFT 0
gustavatmel 1:9c5af431a1f1 3523 #define PIT_LDVAL_TSV(x) (((uint32_t)(((uint32_t)(x))<<PIT_LDVAL_TSV_SHIFT))&PIT_LDVAL_TSV_MASK)
gustavatmel 1:9c5af431a1f1 3524 /* CVAL Bit Fields */
gustavatmel 1:9c5af431a1f1 3525 #define PIT_CVAL_TVL_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 3526 #define PIT_CVAL_TVL_SHIFT 0
gustavatmel 1:9c5af431a1f1 3527 #define PIT_CVAL_TVL(x) (((uint32_t)(((uint32_t)(x))<<PIT_CVAL_TVL_SHIFT))&PIT_CVAL_TVL_MASK)
gustavatmel 1:9c5af431a1f1 3528 /* TCTRL Bit Fields */
gustavatmel 1:9c5af431a1f1 3529 #define PIT_TCTRL_TEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3530 #define PIT_TCTRL_TEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 3531 #define PIT_TCTRL_TIE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3532 #define PIT_TCTRL_TIE_SHIFT 1
gustavatmel 1:9c5af431a1f1 3533 #define PIT_TCTRL_CHN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 3534 #define PIT_TCTRL_CHN_SHIFT 2
gustavatmel 1:9c5af431a1f1 3535 /* TFLG Bit Fields */
gustavatmel 1:9c5af431a1f1 3536 #define PIT_TFLG_TIF_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3537 #define PIT_TFLG_TIF_SHIFT 0
gustavatmel 1:9c5af431a1f1 3538
gustavatmel 1:9c5af431a1f1 3539 /**
gustavatmel 1:9c5af431a1f1 3540 * @}
gustavatmel 1:9c5af431a1f1 3541 */ /* end of group PIT_Register_Masks */
gustavatmel 1:9c5af431a1f1 3542
gustavatmel 1:9c5af431a1f1 3543
gustavatmel 1:9c5af431a1f1 3544 /* PIT - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3545 /** Peripheral PIT base address */
gustavatmel 1:9c5af431a1f1 3546 #define PIT_BASE (0x40037000u)
gustavatmel 1:9c5af431a1f1 3547 /** Peripheral PIT base pointer */
gustavatmel 1:9c5af431a1f1 3548 #define PIT ((PIT_Type *)PIT_BASE)
gustavatmel 1:9c5af431a1f1 3549
gustavatmel 1:9c5af431a1f1 3550 /**
gustavatmel 1:9c5af431a1f1 3551 * @}
gustavatmel 1:9c5af431a1f1 3552 */ /* end of group PIT_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3553
gustavatmel 1:9c5af431a1f1 3554
gustavatmel 1:9c5af431a1f1 3555 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3556 -- PMC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3557 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3558
gustavatmel 1:9c5af431a1f1 3559 /**
gustavatmel 1:9c5af431a1f1 3560 * @addtogroup PMC_Peripheral_Access_Layer PMC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3561 * @{
gustavatmel 1:9c5af431a1f1 3562 */
gustavatmel 1:9c5af431a1f1 3563
gustavatmel 1:9c5af431a1f1 3564 /** PMC - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3565 typedef struct {
gustavatmel 1:9c5af431a1f1 3566 __IO uint8_t LVDSC1; /**< Low Voltage Detect Status and Control 1 Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 3567 __IO uint8_t LVDSC2; /**< Low Voltage Detect Status and Control 2 Register, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 3568 __IO uint8_t REGSC; /**< Regulator Status and Control Register, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 3569 } PMC_Type;
gustavatmel 1:9c5af431a1f1 3570
gustavatmel 1:9c5af431a1f1 3571 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3572 -- PMC Register Masks
gustavatmel 1:9c5af431a1f1 3573 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3574
gustavatmel 1:9c5af431a1f1 3575 /**
gustavatmel 1:9c5af431a1f1 3576 * @addtogroup PMC_Register_Masks PMC Register Masks
gustavatmel 1:9c5af431a1f1 3577 * @{
gustavatmel 1:9c5af431a1f1 3578 */
gustavatmel 1:9c5af431a1f1 3579
gustavatmel 1:9c5af431a1f1 3580 /* LVDSC1 Bit Fields */
gustavatmel 1:9c5af431a1f1 3581 #define PMC_LVDSC1_LVDV_MASK 0x3u
gustavatmel 1:9c5af431a1f1 3582 #define PMC_LVDSC1_LVDV_SHIFT 0
gustavatmel 1:9c5af431a1f1 3583 #define PMC_LVDSC1_LVDV(x) (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC1_LVDV_SHIFT))&PMC_LVDSC1_LVDV_MASK)
gustavatmel 1:9c5af431a1f1 3584 #define PMC_LVDSC1_LVDRE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 3585 #define PMC_LVDSC1_LVDRE_SHIFT 4
gustavatmel 1:9c5af431a1f1 3586 #define PMC_LVDSC1_LVDIE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3587 #define PMC_LVDSC1_LVDIE_SHIFT 5
gustavatmel 1:9c5af431a1f1 3588 #define PMC_LVDSC1_LVDACK_MASK 0x40u
gustavatmel 1:9c5af431a1f1 3589 #define PMC_LVDSC1_LVDACK_SHIFT 6
gustavatmel 1:9c5af431a1f1 3590 #define PMC_LVDSC1_LVDF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3591 #define PMC_LVDSC1_LVDF_SHIFT 7
gustavatmel 1:9c5af431a1f1 3592 /* LVDSC2 Bit Fields */
gustavatmel 1:9c5af431a1f1 3593 #define PMC_LVDSC2_LVWV_MASK 0x3u
gustavatmel 1:9c5af431a1f1 3594 #define PMC_LVDSC2_LVWV_SHIFT 0
gustavatmel 1:9c5af431a1f1 3595 #define PMC_LVDSC2_LVWV(x) (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC2_LVWV_SHIFT))&PMC_LVDSC2_LVWV_MASK)
gustavatmel 1:9c5af431a1f1 3596 #define PMC_LVDSC2_LVWIE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3597 #define PMC_LVDSC2_LVWIE_SHIFT 5
gustavatmel 1:9c5af431a1f1 3598 #define PMC_LVDSC2_LVWACK_MASK 0x40u
gustavatmel 1:9c5af431a1f1 3599 #define PMC_LVDSC2_LVWACK_SHIFT 6
gustavatmel 1:9c5af431a1f1 3600 #define PMC_LVDSC2_LVWF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3601 #define PMC_LVDSC2_LVWF_SHIFT 7
gustavatmel 1:9c5af431a1f1 3602 /* REGSC Bit Fields */
gustavatmel 1:9c5af431a1f1 3603 #define PMC_REGSC_BGBE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3604 #define PMC_REGSC_BGBE_SHIFT 0
gustavatmel 1:9c5af431a1f1 3605 #define PMC_REGSC_REGONS_MASK 0x4u
gustavatmel 1:9c5af431a1f1 3606 #define PMC_REGSC_REGONS_SHIFT 2
gustavatmel 1:9c5af431a1f1 3607 #define PMC_REGSC_ACKISO_MASK 0x8u
gustavatmel 1:9c5af431a1f1 3608 #define PMC_REGSC_ACKISO_SHIFT 3
gustavatmel 1:9c5af431a1f1 3609
gustavatmel 1:9c5af431a1f1 3610 /**
gustavatmel 1:9c5af431a1f1 3611 * @}
gustavatmel 1:9c5af431a1f1 3612 */ /* end of group PMC_Register_Masks */
gustavatmel 1:9c5af431a1f1 3613
gustavatmel 1:9c5af431a1f1 3614
gustavatmel 1:9c5af431a1f1 3615 /* PMC - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3616 /** Peripheral PMC base address */
gustavatmel 1:9c5af431a1f1 3617 #define PMC_BASE (0x4007D000u)
gustavatmel 1:9c5af431a1f1 3618 /** Peripheral PMC base pointer */
gustavatmel 1:9c5af431a1f1 3619 #define PMC ((PMC_Type *)PMC_BASE)
gustavatmel 1:9c5af431a1f1 3620
gustavatmel 1:9c5af431a1f1 3621 /**
gustavatmel 1:9c5af431a1f1 3622 * @}
gustavatmel 1:9c5af431a1f1 3623 */ /* end of group PMC_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3624
gustavatmel 1:9c5af431a1f1 3625
gustavatmel 1:9c5af431a1f1 3626 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3627 -- PORT Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3628 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3629
gustavatmel 1:9c5af431a1f1 3630 /**
gustavatmel 1:9c5af431a1f1 3631 * @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3632 * @{
gustavatmel 1:9c5af431a1f1 3633 */
gustavatmel 1:9c5af431a1f1 3634
gustavatmel 1:9c5af431a1f1 3635 /** PORT - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3636 typedef struct {
gustavatmel 1:9c5af431a1f1 3637 __IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 3638 __O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
gustavatmel 1:9c5af431a1f1 3639 __O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
gustavatmel 1:9c5af431a1f1 3640 uint8_t RESERVED_0[24];
gustavatmel 1:9c5af431a1f1 3641 __IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
gustavatmel 1:9c5af431a1f1 3642 uint8_t RESERVED_1[28];
gustavatmel 1:9c5af431a1f1 3643 __IO uint32_t DFER; /**< Digital Filter Enable Register, offset: 0xC0 */
gustavatmel 1:9c5af431a1f1 3644 __IO uint32_t DFCR; /**< Digital Filter Clock Register, offset: 0xC4 */
gustavatmel 1:9c5af431a1f1 3645 __IO uint32_t DFWR; /**< Digital Filter Width Register, offset: 0xC8 */
gustavatmel 1:9c5af431a1f1 3646 } PORT_Type;
gustavatmel 1:9c5af431a1f1 3647
gustavatmel 1:9c5af431a1f1 3648 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3649 -- PORT Register Masks
gustavatmel 1:9c5af431a1f1 3650 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3651
gustavatmel 1:9c5af431a1f1 3652 /**
gustavatmel 1:9c5af431a1f1 3653 * @addtogroup PORT_Register_Masks PORT Register Masks
gustavatmel 1:9c5af431a1f1 3654 * @{
gustavatmel 1:9c5af431a1f1 3655 */
gustavatmel 1:9c5af431a1f1 3656
gustavatmel 1:9c5af431a1f1 3657 /* PCR Bit Fields */
gustavatmel 1:9c5af431a1f1 3658 #define PORT_PCR_PS_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3659 #define PORT_PCR_PS_SHIFT 0
gustavatmel 1:9c5af431a1f1 3660 #define PORT_PCR_PE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3661 #define PORT_PCR_PE_SHIFT 1
gustavatmel 1:9c5af431a1f1 3662 #define PORT_PCR_SRE_MASK 0x4u
gustavatmel 1:9c5af431a1f1 3663 #define PORT_PCR_SRE_SHIFT 2
gustavatmel 1:9c5af431a1f1 3664 #define PORT_PCR_PFE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 3665 #define PORT_PCR_PFE_SHIFT 4
gustavatmel 1:9c5af431a1f1 3666 #define PORT_PCR_ODE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3667 #define PORT_PCR_ODE_SHIFT 5
gustavatmel 1:9c5af431a1f1 3668 #define PORT_PCR_DSE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 3669 #define PORT_PCR_DSE_SHIFT 6
gustavatmel 1:9c5af431a1f1 3670 #define PORT_PCR_MUX_MASK 0x700u
gustavatmel 1:9c5af431a1f1 3671 #define PORT_PCR_MUX_SHIFT 8
gustavatmel 1:9c5af431a1f1 3672 #define PORT_PCR_MUX(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_MUX_SHIFT))&PORT_PCR_MUX_MASK)
gustavatmel 1:9c5af431a1f1 3673 #define PORT_PCR_LK_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 3674 #define PORT_PCR_LK_SHIFT 15
gustavatmel 1:9c5af431a1f1 3675 #define PORT_PCR_IRQC_MASK 0xF0000u
gustavatmel 1:9c5af431a1f1 3676 #define PORT_PCR_IRQC_SHIFT 16
gustavatmel 1:9c5af431a1f1 3677 #define PORT_PCR_IRQC(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_IRQC_SHIFT))&PORT_PCR_IRQC_MASK)
gustavatmel 1:9c5af431a1f1 3678 #define PORT_PCR_ISF_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 3679 #define PORT_PCR_ISF_SHIFT 24
gustavatmel 1:9c5af431a1f1 3680 /* GPCLR Bit Fields */
gustavatmel 1:9c5af431a1f1 3681 #define PORT_GPCLR_GPWD_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 3682 #define PORT_GPCLR_GPWD_SHIFT 0
gustavatmel 1:9c5af431a1f1 3683 #define PORT_GPCLR_GPWD(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWD_SHIFT))&PORT_GPCLR_GPWD_MASK)
gustavatmel 1:9c5af431a1f1 3684 #define PORT_GPCLR_GPWE_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 3685 #define PORT_GPCLR_GPWE_SHIFT 16
gustavatmel 1:9c5af431a1f1 3686 #define PORT_GPCLR_GPWE(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWE_SHIFT))&PORT_GPCLR_GPWE_MASK)
gustavatmel 1:9c5af431a1f1 3687 /* GPCHR Bit Fields */
gustavatmel 1:9c5af431a1f1 3688 #define PORT_GPCHR_GPWD_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 3689 #define PORT_GPCHR_GPWD_SHIFT 0
gustavatmel 1:9c5af431a1f1 3690 #define PORT_GPCHR_GPWD(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWD_SHIFT))&PORT_GPCHR_GPWD_MASK)
gustavatmel 1:9c5af431a1f1 3691 #define PORT_GPCHR_GPWE_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 3692 #define PORT_GPCHR_GPWE_SHIFT 16
gustavatmel 1:9c5af431a1f1 3693 #define PORT_GPCHR_GPWE(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWE_SHIFT))&PORT_GPCHR_GPWE_MASK)
gustavatmel 1:9c5af431a1f1 3694 /* ISFR Bit Fields */
gustavatmel 1:9c5af431a1f1 3695 #define PORT_ISFR_ISF_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 3696 #define PORT_ISFR_ISF_SHIFT 0
gustavatmel 1:9c5af431a1f1 3697 #define PORT_ISFR_ISF(x) (((uint32_t)(((uint32_t)(x))<<PORT_ISFR_ISF_SHIFT))&PORT_ISFR_ISF_MASK)
gustavatmel 1:9c5af431a1f1 3698 /* DFER Bit Fields */
gustavatmel 1:9c5af431a1f1 3699 #define PORT_DFER_DFE_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 3700 #define PORT_DFER_DFE_SHIFT 0
gustavatmel 1:9c5af431a1f1 3701 #define PORT_DFER_DFE(x) (((uint32_t)(((uint32_t)(x))<<PORT_DFER_DFE_SHIFT))&PORT_DFER_DFE_MASK)
gustavatmel 1:9c5af431a1f1 3702 /* DFCR Bit Fields */
gustavatmel 1:9c5af431a1f1 3703 #define PORT_DFCR_CS_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3704 #define PORT_DFCR_CS_SHIFT 0
gustavatmel 1:9c5af431a1f1 3705 /* DFWR Bit Fields */
gustavatmel 1:9c5af431a1f1 3706 #define PORT_DFWR_FILT_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 3707 #define PORT_DFWR_FILT_SHIFT 0
gustavatmel 1:9c5af431a1f1 3708 #define PORT_DFWR_FILT(x) (((uint32_t)(((uint32_t)(x))<<PORT_DFWR_FILT_SHIFT))&PORT_DFWR_FILT_MASK)
gustavatmel 1:9c5af431a1f1 3709
gustavatmel 1:9c5af431a1f1 3710 /**
gustavatmel 1:9c5af431a1f1 3711 * @}
gustavatmel 1:9c5af431a1f1 3712 */ /* end of group PORT_Register_Masks */
gustavatmel 1:9c5af431a1f1 3713
gustavatmel 1:9c5af431a1f1 3714
gustavatmel 1:9c5af431a1f1 3715 /* PORT - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3716 /** Peripheral PORTA base address */
gustavatmel 1:9c5af431a1f1 3717 #define PORTA_BASE (0x40049000u)
gustavatmel 1:9c5af431a1f1 3718 /** Peripheral PORTA base pointer */
gustavatmel 1:9c5af431a1f1 3719 #define PORTA ((PORT_Type *)PORTA_BASE)
gustavatmel 1:9c5af431a1f1 3720 /** Peripheral PORTB base address */
gustavatmel 1:9c5af431a1f1 3721 #define PORTB_BASE (0x4004A000u)
gustavatmel 1:9c5af431a1f1 3722 /** Peripheral PORTB base pointer */
gustavatmel 1:9c5af431a1f1 3723 #define PORTB ((PORT_Type *)PORTB_BASE)
gustavatmel 1:9c5af431a1f1 3724 /** Peripheral PORTC base address */
gustavatmel 1:9c5af431a1f1 3725 #define PORTC_BASE (0x4004B000u)
gustavatmel 1:9c5af431a1f1 3726 /** Peripheral PORTC base pointer */
gustavatmel 1:9c5af431a1f1 3727 #define PORTC ((PORT_Type *)PORTC_BASE)
gustavatmel 1:9c5af431a1f1 3728 /** Peripheral PORTD base address */
gustavatmel 1:9c5af431a1f1 3729 #define PORTD_BASE (0x4004C000u)
gustavatmel 1:9c5af431a1f1 3730 /** Peripheral PORTD base pointer */
gustavatmel 1:9c5af431a1f1 3731 #define PORTD ((PORT_Type *)PORTD_BASE)
gustavatmel 1:9c5af431a1f1 3732 /** Peripheral PORTE base address */
gustavatmel 1:9c5af431a1f1 3733 #define PORTE_BASE (0x4004D000u)
gustavatmel 1:9c5af431a1f1 3734 /** Peripheral PORTE base pointer */
gustavatmel 1:9c5af431a1f1 3735 #define PORTE ((PORT_Type *)PORTE_BASE)
gustavatmel 1:9c5af431a1f1 3736
gustavatmel 1:9c5af431a1f1 3737 /**
gustavatmel 1:9c5af431a1f1 3738 * @}
gustavatmel 1:9c5af431a1f1 3739 */ /* end of group PORT_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3740
gustavatmel 1:9c5af431a1f1 3741
gustavatmel 1:9c5af431a1f1 3742 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3743 -- RCM Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3744 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3745
gustavatmel 1:9c5af431a1f1 3746 /**
gustavatmel 1:9c5af431a1f1 3747 * @addtogroup RCM_Peripheral_Access_Layer RCM Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3748 * @{
gustavatmel 1:9c5af431a1f1 3749 */
gustavatmel 1:9c5af431a1f1 3750
gustavatmel 1:9c5af431a1f1 3751 /** RCM - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3752 typedef struct {
gustavatmel 1:9c5af431a1f1 3753 __I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 3754 __I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 3755 uint8_t RESERVED_0[2];
gustavatmel 1:9c5af431a1f1 3756 __IO uint8_t RPFC; /**< Reset Pin Filter Control Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 3757 __IO uint8_t RPFW; /**< Reset Pin Filter Width Register, offset: 0x5 */
gustavatmel 1:9c5af431a1f1 3758 uint8_t RESERVED_1[1];
gustavatmel 1:9c5af431a1f1 3759 __I uint8_t MR; /**< Mode Register, offset: 0x7 */
gustavatmel 1:9c5af431a1f1 3760 } RCM_Type;
gustavatmel 1:9c5af431a1f1 3761
gustavatmel 1:9c5af431a1f1 3762 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3763 -- RCM Register Masks
gustavatmel 1:9c5af431a1f1 3764 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3765
gustavatmel 1:9c5af431a1f1 3766 /**
gustavatmel 1:9c5af431a1f1 3767 * @addtogroup RCM_Register_Masks RCM Register Masks
gustavatmel 1:9c5af431a1f1 3768 * @{
gustavatmel 1:9c5af431a1f1 3769 */
gustavatmel 1:9c5af431a1f1 3770
gustavatmel 1:9c5af431a1f1 3771 /* SRS0 Bit Fields */
gustavatmel 1:9c5af431a1f1 3772 #define RCM_SRS0_WAKEUP_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3773 #define RCM_SRS0_WAKEUP_SHIFT 0
gustavatmel 1:9c5af431a1f1 3774 #define RCM_SRS0_LVD_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3775 #define RCM_SRS0_LVD_SHIFT 1
gustavatmel 1:9c5af431a1f1 3776 #define RCM_SRS0_LOC_MASK 0x4u
gustavatmel 1:9c5af431a1f1 3777 #define RCM_SRS0_LOC_SHIFT 2
gustavatmel 1:9c5af431a1f1 3778 #define RCM_SRS0_LOL_MASK 0x8u
gustavatmel 1:9c5af431a1f1 3779 #define RCM_SRS0_LOL_SHIFT 3
gustavatmel 1:9c5af431a1f1 3780 #define RCM_SRS0_WDOG_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3781 #define RCM_SRS0_WDOG_SHIFT 5
gustavatmel 1:9c5af431a1f1 3782 #define RCM_SRS0_PIN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 3783 #define RCM_SRS0_PIN_SHIFT 6
gustavatmel 1:9c5af431a1f1 3784 #define RCM_SRS0_POR_MASK 0x80u
gustavatmel 1:9c5af431a1f1 3785 #define RCM_SRS0_POR_SHIFT 7
gustavatmel 1:9c5af431a1f1 3786 /* SRS1 Bit Fields */
gustavatmel 1:9c5af431a1f1 3787 #define RCM_SRS1_JTAG_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3788 #define RCM_SRS1_JTAG_SHIFT 0
gustavatmel 1:9c5af431a1f1 3789 #define RCM_SRS1_LOCKUP_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3790 #define RCM_SRS1_LOCKUP_SHIFT 1
gustavatmel 1:9c5af431a1f1 3791 #define RCM_SRS1_SW_MASK 0x4u
gustavatmel 1:9c5af431a1f1 3792 #define RCM_SRS1_SW_SHIFT 2
gustavatmel 1:9c5af431a1f1 3793 #define RCM_SRS1_MDM_AP_MASK 0x8u
gustavatmel 1:9c5af431a1f1 3794 #define RCM_SRS1_MDM_AP_SHIFT 3
gustavatmel 1:9c5af431a1f1 3795 #define RCM_SRS1_EZPT_MASK 0x10u
gustavatmel 1:9c5af431a1f1 3796 #define RCM_SRS1_EZPT_SHIFT 4
gustavatmel 1:9c5af431a1f1 3797 #define RCM_SRS1_SACKERR_MASK 0x20u
gustavatmel 1:9c5af431a1f1 3798 #define RCM_SRS1_SACKERR_SHIFT 5
gustavatmel 1:9c5af431a1f1 3799 /* RPFC Bit Fields */
gustavatmel 1:9c5af431a1f1 3800 #define RCM_RPFC_RSTFLTSRW_MASK 0x3u
gustavatmel 1:9c5af431a1f1 3801 #define RCM_RPFC_RSTFLTSRW_SHIFT 0
gustavatmel 1:9c5af431a1f1 3802 #define RCM_RPFC_RSTFLTSRW(x) (((uint8_t)(((uint8_t)(x))<<RCM_RPFC_RSTFLTSRW_SHIFT))&RCM_RPFC_RSTFLTSRW_MASK)
gustavatmel 1:9c5af431a1f1 3803 #define RCM_RPFC_RSTFLTSS_MASK 0x4u
gustavatmel 1:9c5af431a1f1 3804 #define RCM_RPFC_RSTFLTSS_SHIFT 2
gustavatmel 1:9c5af431a1f1 3805 /* RPFW Bit Fields */
gustavatmel 1:9c5af431a1f1 3806 #define RCM_RPFW_RSTFLTSEL_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 3807 #define RCM_RPFW_RSTFLTSEL_SHIFT 0
gustavatmel 1:9c5af431a1f1 3808 #define RCM_RPFW_RSTFLTSEL(x) (((uint8_t)(((uint8_t)(x))<<RCM_RPFW_RSTFLTSEL_SHIFT))&RCM_RPFW_RSTFLTSEL_MASK)
gustavatmel 1:9c5af431a1f1 3809 /* MR Bit Fields */
gustavatmel 1:9c5af431a1f1 3810 #define RCM_MR_EZP_MS_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3811 #define RCM_MR_EZP_MS_SHIFT 1
gustavatmel 1:9c5af431a1f1 3812
gustavatmel 1:9c5af431a1f1 3813 /**
gustavatmel 1:9c5af431a1f1 3814 * @}
gustavatmel 1:9c5af431a1f1 3815 */ /* end of group RCM_Register_Masks */
gustavatmel 1:9c5af431a1f1 3816
gustavatmel 1:9c5af431a1f1 3817
gustavatmel 1:9c5af431a1f1 3818 /* RCM - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3819 /** Peripheral RCM base address */
gustavatmel 1:9c5af431a1f1 3820 #define RCM_BASE (0x4007F000u)
gustavatmel 1:9c5af431a1f1 3821 /** Peripheral RCM base pointer */
gustavatmel 1:9c5af431a1f1 3822 #define RCM ((RCM_Type *)RCM_BASE)
gustavatmel 1:9c5af431a1f1 3823
gustavatmel 1:9c5af431a1f1 3824 /**
gustavatmel 1:9c5af431a1f1 3825 * @}
gustavatmel 1:9c5af431a1f1 3826 */ /* end of group RCM_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3827
gustavatmel 1:9c5af431a1f1 3828
gustavatmel 1:9c5af431a1f1 3829 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3830 -- RFSYS Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3831 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3832
gustavatmel 1:9c5af431a1f1 3833 /**
gustavatmel 1:9c5af431a1f1 3834 * @addtogroup RFSYS_Peripheral_Access_Layer RFSYS Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3835 * @{
gustavatmel 1:9c5af431a1f1 3836 */
gustavatmel 1:9c5af431a1f1 3837
gustavatmel 1:9c5af431a1f1 3838 /** RFSYS - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3839 typedef struct {
gustavatmel 1:9c5af431a1f1 3840 __IO uint32_t REG[8]; /**< Register file register, array offset: 0x0, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 3841 } RFSYS_Type;
gustavatmel 1:9c5af431a1f1 3842
gustavatmel 1:9c5af431a1f1 3843 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3844 -- RFSYS Register Masks
gustavatmel 1:9c5af431a1f1 3845 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3846
gustavatmel 1:9c5af431a1f1 3847 /**
gustavatmel 1:9c5af431a1f1 3848 * @addtogroup RFSYS_Register_Masks RFSYS Register Masks
gustavatmel 1:9c5af431a1f1 3849 * @{
gustavatmel 1:9c5af431a1f1 3850 */
gustavatmel 1:9c5af431a1f1 3851
gustavatmel 1:9c5af431a1f1 3852 /* REG Bit Fields */
gustavatmel 1:9c5af431a1f1 3853 #define RFSYS_REG_LL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3854 #define RFSYS_REG_LL_SHIFT 0
gustavatmel 1:9c5af431a1f1 3855 #define RFSYS_REG_LL(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_LL_SHIFT))&RFSYS_REG_LL_MASK)
gustavatmel 1:9c5af431a1f1 3856 #define RFSYS_REG_LH_MASK 0xFF00u
gustavatmel 1:9c5af431a1f1 3857 #define RFSYS_REG_LH_SHIFT 8
gustavatmel 1:9c5af431a1f1 3858 #define RFSYS_REG_LH(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_LH_SHIFT))&RFSYS_REG_LH_MASK)
gustavatmel 1:9c5af431a1f1 3859 #define RFSYS_REG_HL_MASK 0xFF0000u
gustavatmel 1:9c5af431a1f1 3860 #define RFSYS_REG_HL_SHIFT 16
gustavatmel 1:9c5af431a1f1 3861 #define RFSYS_REG_HL(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_HL_SHIFT))&RFSYS_REG_HL_MASK)
gustavatmel 1:9c5af431a1f1 3862 #define RFSYS_REG_HH_MASK 0xFF000000u
gustavatmel 1:9c5af431a1f1 3863 #define RFSYS_REG_HH_SHIFT 24
gustavatmel 1:9c5af431a1f1 3864 #define RFSYS_REG_HH(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_HH_SHIFT))&RFSYS_REG_HH_MASK)
gustavatmel 1:9c5af431a1f1 3865
gustavatmel 1:9c5af431a1f1 3866 /**
gustavatmel 1:9c5af431a1f1 3867 * @}
gustavatmel 1:9c5af431a1f1 3868 */ /* end of group RFSYS_Register_Masks */
gustavatmel 1:9c5af431a1f1 3869
gustavatmel 1:9c5af431a1f1 3870
gustavatmel 1:9c5af431a1f1 3871 /* RFSYS - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3872 /** Peripheral RFSYS base address */
gustavatmel 1:9c5af431a1f1 3873 #define RFSYS_BASE (0x40041000u)
gustavatmel 1:9c5af431a1f1 3874 /** Peripheral RFSYS base pointer */
gustavatmel 1:9c5af431a1f1 3875 #define RFSYS ((RFSYS_Type *)RFSYS_BASE)
gustavatmel 1:9c5af431a1f1 3876
gustavatmel 1:9c5af431a1f1 3877 /**
gustavatmel 1:9c5af431a1f1 3878 * @}
gustavatmel 1:9c5af431a1f1 3879 */ /* end of group RFSYS_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3880
gustavatmel 1:9c5af431a1f1 3881
gustavatmel 1:9c5af431a1f1 3882 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3883 -- RFVBAT Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3884 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3885
gustavatmel 1:9c5af431a1f1 3886 /**
gustavatmel 1:9c5af431a1f1 3887 * @addtogroup RFVBAT_Peripheral_Access_Layer RFVBAT Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3888 * @{
gustavatmel 1:9c5af431a1f1 3889 */
gustavatmel 1:9c5af431a1f1 3890
gustavatmel 1:9c5af431a1f1 3891 /** RFVBAT - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3892 typedef struct {
gustavatmel 1:9c5af431a1f1 3893 __IO uint32_t REG[8]; /**< VBAT register file register, array offset: 0x0, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 3894 } RFVBAT_Type;
gustavatmel 1:9c5af431a1f1 3895
gustavatmel 1:9c5af431a1f1 3896 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3897 -- RFVBAT Register Masks
gustavatmel 1:9c5af431a1f1 3898 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3899
gustavatmel 1:9c5af431a1f1 3900 /**
gustavatmel 1:9c5af431a1f1 3901 * @addtogroup RFVBAT_Register_Masks RFVBAT Register Masks
gustavatmel 1:9c5af431a1f1 3902 * @{
gustavatmel 1:9c5af431a1f1 3903 */
gustavatmel 1:9c5af431a1f1 3904
gustavatmel 1:9c5af431a1f1 3905 /* REG Bit Fields */
gustavatmel 1:9c5af431a1f1 3906 #define RFVBAT_REG_LL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3907 #define RFVBAT_REG_LL_SHIFT 0
gustavatmel 1:9c5af431a1f1 3908 #define RFVBAT_REG_LL(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_LL_SHIFT))&RFVBAT_REG_LL_MASK)
gustavatmel 1:9c5af431a1f1 3909 #define RFVBAT_REG_LH_MASK 0xFF00u
gustavatmel 1:9c5af431a1f1 3910 #define RFVBAT_REG_LH_SHIFT 8
gustavatmel 1:9c5af431a1f1 3911 #define RFVBAT_REG_LH(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_LH_SHIFT))&RFVBAT_REG_LH_MASK)
gustavatmel 1:9c5af431a1f1 3912 #define RFVBAT_REG_HL_MASK 0xFF0000u
gustavatmel 1:9c5af431a1f1 3913 #define RFVBAT_REG_HL_SHIFT 16
gustavatmel 1:9c5af431a1f1 3914 #define RFVBAT_REG_HL(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_HL_SHIFT))&RFVBAT_REG_HL_MASK)
gustavatmel 1:9c5af431a1f1 3915 #define RFVBAT_REG_HH_MASK 0xFF000000u
gustavatmel 1:9c5af431a1f1 3916 #define RFVBAT_REG_HH_SHIFT 24
gustavatmel 1:9c5af431a1f1 3917 #define RFVBAT_REG_HH(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_HH_SHIFT))&RFVBAT_REG_HH_MASK)
gustavatmel 1:9c5af431a1f1 3918
gustavatmel 1:9c5af431a1f1 3919 /**
gustavatmel 1:9c5af431a1f1 3920 * @}
gustavatmel 1:9c5af431a1f1 3921 */ /* end of group RFVBAT_Register_Masks */
gustavatmel 1:9c5af431a1f1 3922
gustavatmel 1:9c5af431a1f1 3923
gustavatmel 1:9c5af431a1f1 3924 /* RFVBAT - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 3925 /** Peripheral RFVBAT base address */
gustavatmel 1:9c5af431a1f1 3926 #define RFVBAT_BASE (0x4003E000u)
gustavatmel 1:9c5af431a1f1 3927 /** Peripheral RFVBAT base pointer */
gustavatmel 1:9c5af431a1f1 3928 #define RFVBAT ((RFVBAT_Type *)RFVBAT_BASE)
gustavatmel 1:9c5af431a1f1 3929
gustavatmel 1:9c5af431a1f1 3930 /**
gustavatmel 1:9c5af431a1f1 3931 * @}
gustavatmel 1:9c5af431a1f1 3932 */ /* end of group RFVBAT_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 3933
gustavatmel 1:9c5af431a1f1 3934
gustavatmel 1:9c5af431a1f1 3935 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3936 -- RTC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3937 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3938
gustavatmel 1:9c5af431a1f1 3939 /**
gustavatmel 1:9c5af431a1f1 3940 * @addtogroup RTC_Peripheral_Access_Layer RTC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 3941 * @{
gustavatmel 1:9c5af431a1f1 3942 */
gustavatmel 1:9c5af431a1f1 3943
gustavatmel 1:9c5af431a1f1 3944 /** RTC - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 3945 typedef struct {
gustavatmel 1:9c5af431a1f1 3946 __IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 3947 __IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 3948 __IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 3949 __IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 3950 __IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
gustavatmel 1:9c5af431a1f1 3951 __IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
gustavatmel 1:9c5af431a1f1 3952 __IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
gustavatmel 1:9c5af431a1f1 3953 __IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
gustavatmel 1:9c5af431a1f1 3954 uint8_t RESERVED_0[2016];
gustavatmel 1:9c5af431a1f1 3955 __IO uint32_t WAR; /**< RTC Write Access Register, offset: 0x800 */
gustavatmel 1:9c5af431a1f1 3956 __IO uint32_t RAR; /**< RTC Read Access Register, offset: 0x804 */
gustavatmel 1:9c5af431a1f1 3957 } RTC_Type;
gustavatmel 1:9c5af431a1f1 3958
gustavatmel 1:9c5af431a1f1 3959 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 3960 -- RTC Register Masks
gustavatmel 1:9c5af431a1f1 3961 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 3962
gustavatmel 1:9c5af431a1f1 3963 /**
gustavatmel 1:9c5af431a1f1 3964 * @addtogroup RTC_Register_Masks RTC Register Masks
gustavatmel 1:9c5af431a1f1 3965 * @{
gustavatmel 1:9c5af431a1f1 3966 */
gustavatmel 1:9c5af431a1f1 3967
gustavatmel 1:9c5af431a1f1 3968 /* TSR Bit Fields */
gustavatmel 1:9c5af431a1f1 3969 #define RTC_TSR_TSR_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 3970 #define RTC_TSR_TSR_SHIFT 0
gustavatmel 1:9c5af431a1f1 3971 #define RTC_TSR_TSR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TSR_TSR_SHIFT))&RTC_TSR_TSR_MASK)
gustavatmel 1:9c5af431a1f1 3972 /* TPR Bit Fields */
gustavatmel 1:9c5af431a1f1 3973 #define RTC_TPR_TPR_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 3974 #define RTC_TPR_TPR_SHIFT 0
gustavatmel 1:9c5af431a1f1 3975 #define RTC_TPR_TPR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TPR_TPR_SHIFT))&RTC_TPR_TPR_MASK)
gustavatmel 1:9c5af431a1f1 3976 /* TAR Bit Fields */
gustavatmel 1:9c5af431a1f1 3977 #define RTC_TAR_TAR_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 3978 #define RTC_TAR_TAR_SHIFT 0
gustavatmel 1:9c5af431a1f1 3979 #define RTC_TAR_TAR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TAR_TAR_SHIFT))&RTC_TAR_TAR_MASK)
gustavatmel 1:9c5af431a1f1 3980 /* TCR Bit Fields */
gustavatmel 1:9c5af431a1f1 3981 #define RTC_TCR_TCR_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 3982 #define RTC_TCR_TCR_SHIFT 0
gustavatmel 1:9c5af431a1f1 3983 #define RTC_TCR_TCR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCR_SHIFT))&RTC_TCR_TCR_MASK)
gustavatmel 1:9c5af431a1f1 3984 #define RTC_TCR_CIR_MASK 0xFF00u
gustavatmel 1:9c5af431a1f1 3985 #define RTC_TCR_CIR_SHIFT 8
gustavatmel 1:9c5af431a1f1 3986 #define RTC_TCR_CIR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIR_SHIFT))&RTC_TCR_CIR_MASK)
gustavatmel 1:9c5af431a1f1 3987 #define RTC_TCR_TCV_MASK 0xFF0000u
gustavatmel 1:9c5af431a1f1 3988 #define RTC_TCR_TCV_SHIFT 16
gustavatmel 1:9c5af431a1f1 3989 #define RTC_TCR_TCV(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCV_SHIFT))&RTC_TCR_TCV_MASK)
gustavatmel 1:9c5af431a1f1 3990 #define RTC_TCR_CIC_MASK 0xFF000000u
gustavatmel 1:9c5af431a1f1 3991 #define RTC_TCR_CIC_SHIFT 24
gustavatmel 1:9c5af431a1f1 3992 #define RTC_TCR_CIC(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIC_SHIFT))&RTC_TCR_CIC_MASK)
gustavatmel 1:9c5af431a1f1 3993 /* CR Bit Fields */
gustavatmel 1:9c5af431a1f1 3994 #define RTC_CR_SWR_MASK 0x1u
gustavatmel 1:9c5af431a1f1 3995 #define RTC_CR_SWR_SHIFT 0
gustavatmel 1:9c5af431a1f1 3996 #define RTC_CR_WPE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 3997 #define RTC_CR_WPE_SHIFT 1
gustavatmel 1:9c5af431a1f1 3998 #define RTC_CR_SUP_MASK 0x4u
gustavatmel 1:9c5af431a1f1 3999 #define RTC_CR_SUP_SHIFT 2
gustavatmel 1:9c5af431a1f1 4000 #define RTC_CR_UM_MASK 0x8u
gustavatmel 1:9c5af431a1f1 4001 #define RTC_CR_UM_SHIFT 3
gustavatmel 1:9c5af431a1f1 4002 #define RTC_CR_OSCE_MASK 0x100u
gustavatmel 1:9c5af431a1f1 4003 #define RTC_CR_OSCE_SHIFT 8
gustavatmel 1:9c5af431a1f1 4004 #define RTC_CR_CLKO_MASK 0x200u
gustavatmel 1:9c5af431a1f1 4005 #define RTC_CR_CLKO_SHIFT 9
gustavatmel 1:9c5af431a1f1 4006 #define RTC_CR_SC16P_MASK 0x400u
gustavatmel 1:9c5af431a1f1 4007 #define RTC_CR_SC16P_SHIFT 10
gustavatmel 1:9c5af431a1f1 4008 #define RTC_CR_SC8P_MASK 0x800u
gustavatmel 1:9c5af431a1f1 4009 #define RTC_CR_SC8P_SHIFT 11
gustavatmel 1:9c5af431a1f1 4010 #define RTC_CR_SC4P_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 4011 #define RTC_CR_SC4P_SHIFT 12
gustavatmel 1:9c5af431a1f1 4012 #define RTC_CR_SC2P_MASK 0x2000u
gustavatmel 1:9c5af431a1f1 4013 #define RTC_CR_SC2P_SHIFT 13
gustavatmel 1:9c5af431a1f1 4014 /* SR Bit Fields */
gustavatmel 1:9c5af431a1f1 4015 #define RTC_SR_TIF_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4016 #define RTC_SR_TIF_SHIFT 0
gustavatmel 1:9c5af431a1f1 4017 #define RTC_SR_TOF_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4018 #define RTC_SR_TOF_SHIFT 1
gustavatmel 1:9c5af431a1f1 4019 #define RTC_SR_TAF_MASK 0x4u
gustavatmel 1:9c5af431a1f1 4020 #define RTC_SR_TAF_SHIFT 2
gustavatmel 1:9c5af431a1f1 4021 #define RTC_SR_TCE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4022 #define RTC_SR_TCE_SHIFT 4
gustavatmel 1:9c5af431a1f1 4023 /* LR Bit Fields */
gustavatmel 1:9c5af431a1f1 4024 #define RTC_LR_TCL_MASK 0x8u
gustavatmel 1:9c5af431a1f1 4025 #define RTC_LR_TCL_SHIFT 3
gustavatmel 1:9c5af431a1f1 4026 #define RTC_LR_CRL_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4027 #define RTC_LR_CRL_SHIFT 4
gustavatmel 1:9c5af431a1f1 4028 #define RTC_LR_SRL_MASK 0x20u
gustavatmel 1:9c5af431a1f1 4029 #define RTC_LR_SRL_SHIFT 5
gustavatmel 1:9c5af431a1f1 4030 #define RTC_LR_LRL_MASK 0x40u
gustavatmel 1:9c5af431a1f1 4031 #define RTC_LR_LRL_SHIFT 6
gustavatmel 1:9c5af431a1f1 4032 /* IER Bit Fields */
gustavatmel 1:9c5af431a1f1 4033 #define RTC_IER_TIIE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4034 #define RTC_IER_TIIE_SHIFT 0
gustavatmel 1:9c5af431a1f1 4035 #define RTC_IER_TOIE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4036 #define RTC_IER_TOIE_SHIFT 1
gustavatmel 1:9c5af431a1f1 4037 #define RTC_IER_TAIE_MASK 0x4u
gustavatmel 1:9c5af431a1f1 4038 #define RTC_IER_TAIE_SHIFT 2
gustavatmel 1:9c5af431a1f1 4039 #define RTC_IER_TSIE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4040 #define RTC_IER_TSIE_SHIFT 4
gustavatmel 1:9c5af431a1f1 4041 /* WAR Bit Fields */
gustavatmel 1:9c5af431a1f1 4042 #define RTC_WAR_TSRW_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4043 #define RTC_WAR_TSRW_SHIFT 0
gustavatmel 1:9c5af431a1f1 4044 #define RTC_WAR_TPRW_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4045 #define RTC_WAR_TPRW_SHIFT 1
gustavatmel 1:9c5af431a1f1 4046 #define RTC_WAR_TARW_MASK 0x4u
gustavatmel 1:9c5af431a1f1 4047 #define RTC_WAR_TARW_SHIFT 2
gustavatmel 1:9c5af431a1f1 4048 #define RTC_WAR_TCRW_MASK 0x8u
gustavatmel 1:9c5af431a1f1 4049 #define RTC_WAR_TCRW_SHIFT 3
gustavatmel 1:9c5af431a1f1 4050 #define RTC_WAR_CRW_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4051 #define RTC_WAR_CRW_SHIFT 4
gustavatmel 1:9c5af431a1f1 4052 #define RTC_WAR_SRW_MASK 0x20u
gustavatmel 1:9c5af431a1f1 4053 #define RTC_WAR_SRW_SHIFT 5
gustavatmel 1:9c5af431a1f1 4054 #define RTC_WAR_LRW_MASK 0x40u
gustavatmel 1:9c5af431a1f1 4055 #define RTC_WAR_LRW_SHIFT 6
gustavatmel 1:9c5af431a1f1 4056 #define RTC_WAR_IERW_MASK 0x80u
gustavatmel 1:9c5af431a1f1 4057 #define RTC_WAR_IERW_SHIFT 7
gustavatmel 1:9c5af431a1f1 4058 /* RAR Bit Fields */
gustavatmel 1:9c5af431a1f1 4059 #define RTC_RAR_TSRR_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4060 #define RTC_RAR_TSRR_SHIFT 0
gustavatmel 1:9c5af431a1f1 4061 #define RTC_RAR_TPRR_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4062 #define RTC_RAR_TPRR_SHIFT 1
gustavatmel 1:9c5af431a1f1 4063 #define RTC_RAR_TARR_MASK 0x4u
gustavatmel 1:9c5af431a1f1 4064 #define RTC_RAR_TARR_SHIFT 2
gustavatmel 1:9c5af431a1f1 4065 #define RTC_RAR_TCRR_MASK 0x8u
gustavatmel 1:9c5af431a1f1 4066 #define RTC_RAR_TCRR_SHIFT 3
gustavatmel 1:9c5af431a1f1 4067 #define RTC_RAR_CRR_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4068 #define RTC_RAR_CRR_SHIFT 4
gustavatmel 1:9c5af431a1f1 4069 #define RTC_RAR_SRR_MASK 0x20u
gustavatmel 1:9c5af431a1f1 4070 #define RTC_RAR_SRR_SHIFT 5
gustavatmel 1:9c5af431a1f1 4071 #define RTC_RAR_LRR_MASK 0x40u
gustavatmel 1:9c5af431a1f1 4072 #define RTC_RAR_LRR_SHIFT 6
gustavatmel 1:9c5af431a1f1 4073 #define RTC_RAR_IERR_MASK 0x80u
gustavatmel 1:9c5af431a1f1 4074 #define RTC_RAR_IERR_SHIFT 7
gustavatmel 1:9c5af431a1f1 4075
gustavatmel 1:9c5af431a1f1 4076 /**
gustavatmel 1:9c5af431a1f1 4077 * @}
gustavatmel 1:9c5af431a1f1 4078 */ /* end of group RTC_Register_Masks */
gustavatmel 1:9c5af431a1f1 4079
gustavatmel 1:9c5af431a1f1 4080
gustavatmel 1:9c5af431a1f1 4081 /* RTC - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 4082 /** Peripheral RTC base address */
gustavatmel 1:9c5af431a1f1 4083 #define RTC_BASE (0x4003D000u)
gustavatmel 1:9c5af431a1f1 4084 /** Peripheral RTC base pointer */
gustavatmel 1:9c5af431a1f1 4085 #define RTC ((RTC_Type *)RTC_BASE)
gustavatmel 1:9c5af431a1f1 4086
gustavatmel 1:9c5af431a1f1 4087 /**
gustavatmel 1:9c5af431a1f1 4088 * @}
gustavatmel 1:9c5af431a1f1 4089 */ /* end of group RTC_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 4090
gustavatmel 1:9c5af431a1f1 4091
gustavatmel 1:9c5af431a1f1 4092 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 4093 -- SIM Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 4094 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 4095
gustavatmel 1:9c5af431a1f1 4096 /**
gustavatmel 1:9c5af431a1f1 4097 * @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 4098 * @{
gustavatmel 1:9c5af431a1f1 4099 */
gustavatmel 1:9c5af431a1f1 4100
gustavatmel 1:9c5af431a1f1 4101 /** SIM - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 4102 typedef struct {
gustavatmel 1:9c5af431a1f1 4103 __IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 4104 __IO uint32_t SOPT1CFG; /**< SOPT1 Configuration Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 4105 uint8_t RESERVED_0[4092];
gustavatmel 1:9c5af431a1f1 4106 __IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
gustavatmel 1:9c5af431a1f1 4107 uint8_t RESERVED_1[4];
gustavatmel 1:9c5af431a1f1 4108 __IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
gustavatmel 1:9c5af431a1f1 4109 __IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
gustavatmel 1:9c5af431a1f1 4110 uint8_t RESERVED_2[4];
gustavatmel 1:9c5af431a1f1 4111 __IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
gustavatmel 1:9c5af431a1f1 4112 uint8_t RESERVED_3[8];
gustavatmel 1:9c5af431a1f1 4113 __I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
gustavatmel 1:9c5af431a1f1 4114 __IO uint32_t SCGC1; /**< System Clock Gating Control Register 1, offset: 0x1028 */
gustavatmel 1:9c5af431a1f1 4115 __IO uint32_t SCGC2; /**< System Clock Gating Control Register 2, offset: 0x102C */
gustavatmel 1:9c5af431a1f1 4116 __IO uint32_t SCGC3; /**< System Clock Gating Control Register 3, offset: 0x1030 */
gustavatmel 1:9c5af431a1f1 4117 __IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
gustavatmel 1:9c5af431a1f1 4118 __IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
gustavatmel 1:9c5af431a1f1 4119 __IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
gustavatmel 1:9c5af431a1f1 4120 __IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
gustavatmel 1:9c5af431a1f1 4121 __IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
gustavatmel 1:9c5af431a1f1 4122 __IO uint32_t CLKDIV2; /**< System Clock Divider Register 2, offset: 0x1048 */
gustavatmel 1:9c5af431a1f1 4123 __IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
gustavatmel 1:9c5af431a1f1 4124 __I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
gustavatmel 1:9c5af431a1f1 4125 __I uint32_t UIDH; /**< Unique Identification Register High, offset: 0x1054 */
gustavatmel 1:9c5af431a1f1 4126 __I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
gustavatmel 1:9c5af431a1f1 4127 __I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
gustavatmel 1:9c5af431a1f1 4128 __I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
gustavatmel 1:9c5af431a1f1 4129 } SIM_Type;
gustavatmel 1:9c5af431a1f1 4130
gustavatmel 1:9c5af431a1f1 4131 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 4132 -- SIM Register Masks
gustavatmel 1:9c5af431a1f1 4133 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 4134
gustavatmel 1:9c5af431a1f1 4135 /**
gustavatmel 1:9c5af431a1f1 4136 * @addtogroup SIM_Register_Masks SIM Register Masks
gustavatmel 1:9c5af431a1f1 4137 * @{
gustavatmel 1:9c5af431a1f1 4138 */
gustavatmel 1:9c5af431a1f1 4139
gustavatmel 1:9c5af431a1f1 4140 /* SOPT1 Bit Fields */
gustavatmel 1:9c5af431a1f1 4141 #define SIM_SOPT1_RAMSIZE_MASK 0xF000u
gustavatmel 1:9c5af431a1f1 4142 #define SIM_SOPT1_RAMSIZE_SHIFT 12
gustavatmel 1:9c5af431a1f1 4143 #define SIM_SOPT1_RAMSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT1_RAMSIZE_SHIFT))&SIM_SOPT1_RAMSIZE_MASK)
gustavatmel 1:9c5af431a1f1 4144 #define SIM_SOPT1_OSC32KSEL_MASK 0xC0000u
gustavatmel 1:9c5af431a1f1 4145 #define SIM_SOPT1_OSC32KSEL_SHIFT 18
gustavatmel 1:9c5af431a1f1 4146 #define SIM_SOPT1_OSC32KSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT1_OSC32KSEL_SHIFT))&SIM_SOPT1_OSC32KSEL_MASK)
gustavatmel 1:9c5af431a1f1 4147 #define SIM_SOPT1_USBVSTBY_MASK 0x20000000u
gustavatmel 1:9c5af431a1f1 4148 #define SIM_SOPT1_USBVSTBY_SHIFT 29
gustavatmel 1:9c5af431a1f1 4149 #define SIM_SOPT1_USBSSTBY_MASK 0x40000000u
gustavatmel 1:9c5af431a1f1 4150 #define SIM_SOPT1_USBSSTBY_SHIFT 30
gustavatmel 1:9c5af431a1f1 4151 #define SIM_SOPT1_USBREGEN_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 4152 #define SIM_SOPT1_USBREGEN_SHIFT 31
gustavatmel 1:9c5af431a1f1 4153 /* SOPT1CFG Bit Fields */
gustavatmel 1:9c5af431a1f1 4154 #define SIM_SOPT1CFG_URWE_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 4155 #define SIM_SOPT1CFG_URWE_SHIFT 24
gustavatmel 1:9c5af431a1f1 4156 #define SIM_SOPT1CFG_UVSWE_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 4157 #define SIM_SOPT1CFG_UVSWE_SHIFT 25
gustavatmel 1:9c5af431a1f1 4158 #define SIM_SOPT1CFG_USSWE_MASK 0x4000000u
gustavatmel 1:9c5af431a1f1 4159 #define SIM_SOPT1CFG_USSWE_SHIFT 26
gustavatmel 1:9c5af431a1f1 4160 /* SOPT2 Bit Fields */
gustavatmel 1:9c5af431a1f1 4161 #define SIM_SOPT2_RTCCLKOUTSEL_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4162 #define SIM_SOPT2_RTCCLKOUTSEL_SHIFT 4
gustavatmel 1:9c5af431a1f1 4163 #define SIM_SOPT2_CLKOUTSEL_MASK 0xE0u
gustavatmel 1:9c5af431a1f1 4164 #define SIM_SOPT2_CLKOUTSEL_SHIFT 5
gustavatmel 1:9c5af431a1f1 4165 #define SIM_SOPT2_CLKOUTSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_CLKOUTSEL_SHIFT))&SIM_SOPT2_CLKOUTSEL_MASK)
gustavatmel 1:9c5af431a1f1 4166 #define SIM_SOPT2_PTD7PAD_MASK 0x800u
gustavatmel 1:9c5af431a1f1 4167 #define SIM_SOPT2_PTD7PAD_SHIFT 11
gustavatmel 1:9c5af431a1f1 4168 #define SIM_SOPT2_TRACECLKSEL_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 4169 #define SIM_SOPT2_TRACECLKSEL_SHIFT 12
gustavatmel 1:9c5af431a1f1 4170 #define SIM_SOPT2_PLLFLLSEL_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 4171 #define SIM_SOPT2_PLLFLLSEL_SHIFT 16
gustavatmel 1:9c5af431a1f1 4172 #define SIM_SOPT2_USBSRC_MASK 0x40000u
gustavatmel 1:9c5af431a1f1 4173 #define SIM_SOPT2_USBSRC_SHIFT 18
gustavatmel 1:9c5af431a1f1 4174 /* SOPT4 Bit Fields */
gustavatmel 1:9c5af431a1f1 4175 #define SIM_SOPT4_FTM0FLT0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4176 #define SIM_SOPT4_FTM0FLT0_SHIFT 0
gustavatmel 1:9c5af431a1f1 4177 #define SIM_SOPT4_FTM0FLT1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4178 #define SIM_SOPT4_FTM0FLT1_SHIFT 1
gustavatmel 1:9c5af431a1f1 4179 #define SIM_SOPT4_FTM0FLT2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 4180 #define SIM_SOPT4_FTM0FLT2_SHIFT 2
gustavatmel 1:9c5af431a1f1 4181 #define SIM_SOPT4_FTM1FLT0_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4182 #define SIM_SOPT4_FTM1FLT0_SHIFT 4
gustavatmel 1:9c5af431a1f1 4183 #define SIM_SOPT4_FTM2FLT0_MASK 0x100u
gustavatmel 1:9c5af431a1f1 4184 #define SIM_SOPT4_FTM2FLT0_SHIFT 8
gustavatmel 1:9c5af431a1f1 4185 #define SIM_SOPT4_FTM1CH0SRC_MASK 0xC0000u
gustavatmel 1:9c5af431a1f1 4186 #define SIM_SOPT4_FTM1CH0SRC_SHIFT 18
gustavatmel 1:9c5af431a1f1 4187 #define SIM_SOPT4_FTM1CH0SRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT4_FTM1CH0SRC_SHIFT))&SIM_SOPT4_FTM1CH0SRC_MASK)
gustavatmel 1:9c5af431a1f1 4188 #define SIM_SOPT4_FTM2CH0SRC_MASK 0x300000u
gustavatmel 1:9c5af431a1f1 4189 #define SIM_SOPT4_FTM2CH0SRC_SHIFT 20
gustavatmel 1:9c5af431a1f1 4190 #define SIM_SOPT4_FTM2CH0SRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT4_FTM2CH0SRC_SHIFT))&SIM_SOPT4_FTM2CH0SRC_MASK)
gustavatmel 1:9c5af431a1f1 4191 #define SIM_SOPT4_FTM0CLKSEL_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 4192 #define SIM_SOPT4_FTM0CLKSEL_SHIFT 24
gustavatmel 1:9c5af431a1f1 4193 #define SIM_SOPT4_FTM1CLKSEL_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 4194 #define SIM_SOPT4_FTM1CLKSEL_SHIFT 25
gustavatmel 1:9c5af431a1f1 4195 #define SIM_SOPT4_FTM2CLKSEL_MASK 0x4000000u
gustavatmel 1:9c5af431a1f1 4196 #define SIM_SOPT4_FTM2CLKSEL_SHIFT 26
gustavatmel 1:9c5af431a1f1 4197 #define SIM_SOPT4_FTM0TRG0SRC_MASK 0x10000000u
gustavatmel 1:9c5af431a1f1 4198 #define SIM_SOPT4_FTM0TRG0SRC_SHIFT 28
gustavatmel 1:9c5af431a1f1 4199 #define SIM_SOPT4_FTM0TRG1SRC_MASK 0x20000000u
gustavatmel 1:9c5af431a1f1 4200 #define SIM_SOPT4_FTM0TRG1SRC_SHIFT 29
gustavatmel 1:9c5af431a1f1 4201 /* SOPT5 Bit Fields */
gustavatmel 1:9c5af431a1f1 4202 #define SIM_SOPT5_UART0TXSRC_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4203 #define SIM_SOPT5_UART0TXSRC_SHIFT 0
gustavatmel 1:9c5af431a1f1 4204 #define SIM_SOPT5_UART0RXSRC_MASK 0xCu
gustavatmel 1:9c5af431a1f1 4205 #define SIM_SOPT5_UART0RXSRC_SHIFT 2
gustavatmel 1:9c5af431a1f1 4206 #define SIM_SOPT5_UART0RXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART0RXSRC_SHIFT))&SIM_SOPT5_UART0RXSRC_MASK)
gustavatmel 1:9c5af431a1f1 4207 #define SIM_SOPT5_UART1TXSRC_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4208 #define SIM_SOPT5_UART1TXSRC_SHIFT 4
gustavatmel 1:9c5af431a1f1 4209 #define SIM_SOPT5_UART1RXSRC_MASK 0xC0u
gustavatmel 1:9c5af431a1f1 4210 #define SIM_SOPT5_UART1RXSRC_SHIFT 6
gustavatmel 1:9c5af431a1f1 4211 #define SIM_SOPT5_UART1RXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART1RXSRC_SHIFT))&SIM_SOPT5_UART1RXSRC_MASK)
gustavatmel 1:9c5af431a1f1 4212 /* SOPT7 Bit Fields */
gustavatmel 1:9c5af431a1f1 4213 #define SIM_SOPT7_ADC0TRGSEL_MASK 0xFu
gustavatmel 1:9c5af431a1f1 4214 #define SIM_SOPT7_ADC0TRGSEL_SHIFT 0
gustavatmel 1:9c5af431a1f1 4215 #define SIM_SOPT7_ADC0TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT7_ADC0TRGSEL_SHIFT))&SIM_SOPT7_ADC0TRGSEL_MASK)
gustavatmel 1:9c5af431a1f1 4216 #define SIM_SOPT7_ADC0PRETRGSEL_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4217 #define SIM_SOPT7_ADC0PRETRGSEL_SHIFT 4
gustavatmel 1:9c5af431a1f1 4218 #define SIM_SOPT7_ADC0ALTTRGEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 4219 #define SIM_SOPT7_ADC0ALTTRGEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 4220 #define SIM_SOPT7_ADC1TRGSEL_MASK 0xF00u
gustavatmel 1:9c5af431a1f1 4221 #define SIM_SOPT7_ADC1TRGSEL_SHIFT 8
gustavatmel 1:9c5af431a1f1 4222 #define SIM_SOPT7_ADC1TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT7_ADC1TRGSEL_SHIFT))&SIM_SOPT7_ADC1TRGSEL_MASK)
gustavatmel 1:9c5af431a1f1 4223 #define SIM_SOPT7_ADC1PRETRGSEL_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 4224 #define SIM_SOPT7_ADC1PRETRGSEL_SHIFT 12
gustavatmel 1:9c5af431a1f1 4225 #define SIM_SOPT7_ADC1ALTTRGEN_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 4226 #define SIM_SOPT7_ADC1ALTTRGEN_SHIFT 15
gustavatmel 1:9c5af431a1f1 4227 /* SDID Bit Fields */
gustavatmel 1:9c5af431a1f1 4228 #define SIM_SDID_PINID_MASK 0xFu
gustavatmel 1:9c5af431a1f1 4229 #define SIM_SDID_PINID_SHIFT 0
gustavatmel 1:9c5af431a1f1 4230 #define SIM_SDID_PINID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_PINID_SHIFT))&SIM_SDID_PINID_MASK)
gustavatmel 1:9c5af431a1f1 4231 #define SIM_SDID_FAMID_MASK 0x70u
gustavatmel 1:9c5af431a1f1 4232 #define SIM_SDID_FAMID_SHIFT 4
gustavatmel 1:9c5af431a1f1 4233 #define SIM_SDID_FAMID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_FAMID_SHIFT))&SIM_SDID_FAMID_MASK)
gustavatmel 1:9c5af431a1f1 4234 #define SIM_SDID_REVID_MASK 0xF000u
gustavatmel 1:9c5af431a1f1 4235 #define SIM_SDID_REVID_SHIFT 12
gustavatmel 1:9c5af431a1f1 4236 #define SIM_SDID_REVID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_REVID_SHIFT))&SIM_SDID_REVID_MASK)
gustavatmel 1:9c5af431a1f1 4237 /* SCGC2 Bit Fields */
gustavatmel 1:9c5af431a1f1 4238 #define SIM_SCGC2_DAC0_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 4239 #define SIM_SCGC2_DAC0_SHIFT 12
gustavatmel 1:9c5af431a1f1 4240 /* SCGC3 Bit Fields */
gustavatmel 1:9c5af431a1f1 4241 #define SIM_SCGC3_FTM2_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 4242 #define SIM_SCGC3_FTM2_SHIFT 24
gustavatmel 1:9c5af431a1f1 4243 #define SIM_SCGC3_ADC1_MASK 0x8000000u
gustavatmel 1:9c5af431a1f1 4244 #define SIM_SCGC3_ADC1_SHIFT 27
gustavatmel 1:9c5af431a1f1 4245 /* SCGC4 Bit Fields */
gustavatmel 1:9c5af431a1f1 4246 #define SIM_SCGC4_EWM_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4247 #define SIM_SCGC4_EWM_SHIFT 1
gustavatmel 1:9c5af431a1f1 4248 #define SIM_SCGC4_CMT_MASK 0x4u
gustavatmel 1:9c5af431a1f1 4249 #define SIM_SCGC4_CMT_SHIFT 2
gustavatmel 1:9c5af431a1f1 4250 #define SIM_SCGC4_I2C0_MASK 0x40u
gustavatmel 1:9c5af431a1f1 4251 #define SIM_SCGC4_I2C0_SHIFT 6
gustavatmel 1:9c5af431a1f1 4252 #define SIM_SCGC4_I2C1_MASK 0x80u
gustavatmel 1:9c5af431a1f1 4253 #define SIM_SCGC4_I2C1_SHIFT 7
gustavatmel 1:9c5af431a1f1 4254 #define SIM_SCGC4_UART0_MASK 0x400u
gustavatmel 1:9c5af431a1f1 4255 #define SIM_SCGC4_UART0_SHIFT 10
gustavatmel 1:9c5af431a1f1 4256 #define SIM_SCGC4_UART1_MASK 0x800u
gustavatmel 1:9c5af431a1f1 4257 #define SIM_SCGC4_UART1_SHIFT 11
gustavatmel 1:9c5af431a1f1 4258 #define SIM_SCGC4_UART2_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 4259 #define SIM_SCGC4_UART2_SHIFT 12
gustavatmel 1:9c5af431a1f1 4260 #define SIM_SCGC4_USBOTG_MASK 0x40000u
gustavatmel 1:9c5af431a1f1 4261 #define SIM_SCGC4_USBOTG_SHIFT 18
gustavatmel 1:9c5af431a1f1 4262 #define SIM_SCGC4_CMP_MASK 0x80000u
gustavatmel 1:9c5af431a1f1 4263 #define SIM_SCGC4_CMP_SHIFT 19
gustavatmel 1:9c5af431a1f1 4264 #define SIM_SCGC4_VREF_MASK 0x100000u
gustavatmel 1:9c5af431a1f1 4265 #define SIM_SCGC4_VREF_SHIFT 20
gustavatmel 1:9c5af431a1f1 4266 /* SCGC5 Bit Fields */
gustavatmel 1:9c5af431a1f1 4267 #define SIM_SCGC5_LPTIMER_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4268 #define SIM_SCGC5_LPTIMER_SHIFT 0
gustavatmel 1:9c5af431a1f1 4269 #define SIM_SCGC5_TSI_MASK 0x20u
gustavatmel 1:9c5af431a1f1 4270 #define SIM_SCGC5_TSI_SHIFT 5
gustavatmel 1:9c5af431a1f1 4271 #define SIM_SCGC5_PORTA_MASK 0x200u
gustavatmel 1:9c5af431a1f1 4272 #define SIM_SCGC5_PORTA_SHIFT 9
gustavatmel 1:9c5af431a1f1 4273 #define SIM_SCGC5_PORTB_MASK 0x400u
gustavatmel 1:9c5af431a1f1 4274 #define SIM_SCGC5_PORTB_SHIFT 10
gustavatmel 1:9c5af431a1f1 4275 #define SIM_SCGC5_PORTC_MASK 0x800u
gustavatmel 1:9c5af431a1f1 4276 #define SIM_SCGC5_PORTC_SHIFT 11
gustavatmel 1:9c5af431a1f1 4277 #define SIM_SCGC5_PORTD_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 4278 #define SIM_SCGC5_PORTD_SHIFT 12
gustavatmel 1:9c5af431a1f1 4279 #define SIM_SCGC5_PORTE_MASK 0x2000u
gustavatmel 1:9c5af431a1f1 4280 #define SIM_SCGC5_PORTE_SHIFT 13
gustavatmel 1:9c5af431a1f1 4281 /* SCGC6 Bit Fields */
gustavatmel 1:9c5af431a1f1 4282 #define SIM_SCGC6_FTFL_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4283 #define SIM_SCGC6_FTFL_SHIFT 0
gustavatmel 1:9c5af431a1f1 4284 #define SIM_SCGC6_DMAMUX_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4285 #define SIM_SCGC6_DMAMUX_SHIFT 1
gustavatmel 1:9c5af431a1f1 4286 #define SIM_SCGC6_FLEXCAN0_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4287 #define SIM_SCGC6_FLEXCAN0_SHIFT 4
gustavatmel 1:9c5af431a1f1 4288 #define SIM_SCGC6_SPI0_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 4289 #define SIM_SCGC6_SPI0_SHIFT 12
gustavatmel 1:9c5af431a1f1 4290 #define SIM_SCGC6_SPI1_MASK 0x2000u
gustavatmel 1:9c5af431a1f1 4291 #define SIM_SCGC6_SPI1_SHIFT 13
gustavatmel 1:9c5af431a1f1 4292 #define SIM_SCGC6_I2S_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 4293 #define SIM_SCGC6_I2S_SHIFT 15
gustavatmel 1:9c5af431a1f1 4294 #define SIM_SCGC6_CRC_MASK 0x40000u
gustavatmel 1:9c5af431a1f1 4295 #define SIM_SCGC6_CRC_SHIFT 18
gustavatmel 1:9c5af431a1f1 4296 #define SIM_SCGC6_USBDCD_MASK 0x200000u
gustavatmel 1:9c5af431a1f1 4297 #define SIM_SCGC6_USBDCD_SHIFT 21
gustavatmel 1:9c5af431a1f1 4298 #define SIM_SCGC6_PDB_MASK 0x400000u
gustavatmel 1:9c5af431a1f1 4299 #define SIM_SCGC6_PDB_SHIFT 22
gustavatmel 1:9c5af431a1f1 4300 #define SIM_SCGC6_PIT_MASK 0x800000u
gustavatmel 1:9c5af431a1f1 4301 #define SIM_SCGC6_PIT_SHIFT 23
gustavatmel 1:9c5af431a1f1 4302 #define SIM_SCGC6_FTM0_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 4303 #define SIM_SCGC6_FTM0_SHIFT 24
gustavatmel 1:9c5af431a1f1 4304 #define SIM_SCGC6_FTM1_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 4305 #define SIM_SCGC6_FTM1_SHIFT 25
gustavatmel 1:9c5af431a1f1 4306 #define SIM_SCGC6_ADC0_MASK 0x8000000u
gustavatmel 1:9c5af431a1f1 4307 #define SIM_SCGC6_ADC0_SHIFT 27
gustavatmel 1:9c5af431a1f1 4308 #define SIM_SCGC6_RTC_MASK 0x20000000u
gustavatmel 1:9c5af431a1f1 4309 #define SIM_SCGC6_RTC_SHIFT 29
gustavatmel 1:9c5af431a1f1 4310 /* SCGC7 Bit Fields */
gustavatmel 1:9c5af431a1f1 4311 #define SIM_SCGC7_DMA_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4312 #define SIM_SCGC7_DMA_SHIFT 1
gustavatmel 1:9c5af431a1f1 4313 /* CLKDIV1 Bit Fields */
gustavatmel 1:9c5af431a1f1 4314 #define SIM_CLKDIV1_OUTDIV4_MASK 0xF0000u
gustavatmel 1:9c5af431a1f1 4315 #define SIM_CLKDIV1_OUTDIV4_SHIFT 16
gustavatmel 1:9c5af431a1f1 4316 #define SIM_CLKDIV1_OUTDIV4(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV4_SHIFT))&SIM_CLKDIV1_OUTDIV4_MASK)
gustavatmel 1:9c5af431a1f1 4317 #define SIM_CLKDIV1_OUTDIV2_MASK 0xF000000u
gustavatmel 1:9c5af431a1f1 4318 #define SIM_CLKDIV1_OUTDIV2_SHIFT 24
gustavatmel 1:9c5af431a1f1 4319 #define SIM_CLKDIV1_OUTDIV2(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV2_SHIFT))&SIM_CLKDIV1_OUTDIV2_MASK)
gustavatmel 1:9c5af431a1f1 4320 #define SIM_CLKDIV1_OUTDIV1_MASK 0xF0000000u
gustavatmel 1:9c5af431a1f1 4321 #define SIM_CLKDIV1_OUTDIV1_SHIFT 28
gustavatmel 1:9c5af431a1f1 4322 #define SIM_CLKDIV1_OUTDIV1(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV1_SHIFT))&SIM_CLKDIV1_OUTDIV1_MASK)
gustavatmel 1:9c5af431a1f1 4323 /* CLKDIV2 Bit Fields */
gustavatmel 1:9c5af431a1f1 4324 #define SIM_CLKDIV2_USBFRAC_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4325 #define SIM_CLKDIV2_USBFRAC_SHIFT 0
gustavatmel 1:9c5af431a1f1 4326 #define SIM_CLKDIV2_USBDIV_MASK 0xEu
gustavatmel 1:9c5af431a1f1 4327 #define SIM_CLKDIV2_USBDIV_SHIFT 1
gustavatmel 1:9c5af431a1f1 4328 #define SIM_CLKDIV2_USBDIV(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV2_USBDIV_SHIFT))&SIM_CLKDIV2_USBDIV_MASK)
gustavatmel 1:9c5af431a1f1 4329 /* FCFG1 Bit Fields */
gustavatmel 1:9c5af431a1f1 4330 #define SIM_FCFG1_FLASHDIS_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4331 #define SIM_FCFG1_FLASHDIS_SHIFT 0
gustavatmel 1:9c5af431a1f1 4332 #define SIM_FCFG1_FLASHDOZE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4333 #define SIM_FCFG1_FLASHDOZE_SHIFT 1
gustavatmel 1:9c5af431a1f1 4334 #define SIM_FCFG1_DEPART_MASK 0xF00u
gustavatmel 1:9c5af431a1f1 4335 #define SIM_FCFG1_DEPART_SHIFT 8
gustavatmel 1:9c5af431a1f1 4336 #define SIM_FCFG1_DEPART(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_DEPART_SHIFT))&SIM_FCFG1_DEPART_MASK)
gustavatmel 1:9c5af431a1f1 4337 #define SIM_FCFG1_EESIZE_MASK 0xF0000u
gustavatmel 1:9c5af431a1f1 4338 #define SIM_FCFG1_EESIZE_SHIFT 16
gustavatmel 1:9c5af431a1f1 4339 #define SIM_FCFG1_EESIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_EESIZE_SHIFT))&SIM_FCFG1_EESIZE_MASK)
gustavatmel 1:9c5af431a1f1 4340 #define SIM_FCFG1_PFSIZE_MASK 0xF000000u
gustavatmel 1:9c5af431a1f1 4341 #define SIM_FCFG1_PFSIZE_SHIFT 24
gustavatmel 1:9c5af431a1f1 4342 #define SIM_FCFG1_PFSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_PFSIZE_SHIFT))&SIM_FCFG1_PFSIZE_MASK)
gustavatmel 1:9c5af431a1f1 4343 #define SIM_FCFG1_NVMSIZE_MASK 0xF0000000u
gustavatmel 1:9c5af431a1f1 4344 #define SIM_FCFG1_NVMSIZE_SHIFT 28
gustavatmel 1:9c5af431a1f1 4345 #define SIM_FCFG1_NVMSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_NVMSIZE_SHIFT))&SIM_FCFG1_NVMSIZE_MASK)
gustavatmel 1:9c5af431a1f1 4346 /* FCFG2 Bit Fields */
gustavatmel 1:9c5af431a1f1 4347 #define SIM_FCFG2_MAXADDR1_MASK 0x7F0000u
gustavatmel 1:9c5af431a1f1 4348 #define SIM_FCFG2_MAXADDR1_SHIFT 16
gustavatmel 1:9c5af431a1f1 4349 #define SIM_FCFG2_MAXADDR1(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG2_MAXADDR1_SHIFT))&SIM_FCFG2_MAXADDR1_MASK)
gustavatmel 1:9c5af431a1f1 4350 #define SIM_FCFG2_PFLSH_MASK 0x800000u
gustavatmel 1:9c5af431a1f1 4351 #define SIM_FCFG2_PFLSH_SHIFT 23
gustavatmel 1:9c5af431a1f1 4352 #define SIM_FCFG2_MAXADDR0_MASK 0x7F000000u
gustavatmel 1:9c5af431a1f1 4353 #define SIM_FCFG2_MAXADDR0_SHIFT 24
gustavatmel 1:9c5af431a1f1 4354 #define SIM_FCFG2_MAXADDR0(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG2_MAXADDR0_SHIFT))&SIM_FCFG2_MAXADDR0_MASK)
gustavatmel 1:9c5af431a1f1 4355 /* UIDH Bit Fields */
gustavatmel 1:9c5af431a1f1 4356 #define SIM_UIDH_UID_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 4357 #define SIM_UIDH_UID_SHIFT 0
gustavatmel 1:9c5af431a1f1 4358 #define SIM_UIDH_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDH_UID_SHIFT))&SIM_UIDH_UID_MASK)
gustavatmel 1:9c5af431a1f1 4359 /* UIDMH Bit Fields */
gustavatmel 1:9c5af431a1f1 4360 #define SIM_UIDMH_UID_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 4361 #define SIM_UIDMH_UID_SHIFT 0
gustavatmel 1:9c5af431a1f1 4362 #define SIM_UIDMH_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDMH_UID_SHIFT))&SIM_UIDMH_UID_MASK)
gustavatmel 1:9c5af431a1f1 4363 /* UIDML Bit Fields */
gustavatmel 1:9c5af431a1f1 4364 #define SIM_UIDML_UID_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 4365 #define SIM_UIDML_UID_SHIFT 0
gustavatmel 1:9c5af431a1f1 4366 #define SIM_UIDML_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDML_UID_SHIFT))&SIM_UIDML_UID_MASK)
gustavatmel 1:9c5af431a1f1 4367 /* UIDL Bit Fields */
gustavatmel 1:9c5af431a1f1 4368 #define SIM_UIDL_UID_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 4369 #define SIM_UIDL_UID_SHIFT 0
gustavatmel 1:9c5af431a1f1 4370 #define SIM_UIDL_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDL_UID_SHIFT))&SIM_UIDL_UID_MASK)
gustavatmel 1:9c5af431a1f1 4371
gustavatmel 1:9c5af431a1f1 4372 /**
gustavatmel 1:9c5af431a1f1 4373 * @}
gustavatmel 1:9c5af431a1f1 4374 */ /* end of group SIM_Register_Masks */
gustavatmel 1:9c5af431a1f1 4375
gustavatmel 1:9c5af431a1f1 4376
gustavatmel 1:9c5af431a1f1 4377 /* SIM - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 4378 /** Peripheral SIM base address */
gustavatmel 1:9c5af431a1f1 4379 #define SIM_BASE (0x40047000u)
gustavatmel 1:9c5af431a1f1 4380 /** Peripheral SIM base pointer */
gustavatmel 1:9c5af431a1f1 4381 #define SIM ((SIM_Type *)SIM_BASE)
gustavatmel 1:9c5af431a1f1 4382
gustavatmel 1:9c5af431a1f1 4383 /**
gustavatmel 1:9c5af431a1f1 4384 * @}
gustavatmel 1:9c5af431a1f1 4385 */ /* end of group SIM_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 4386
gustavatmel 1:9c5af431a1f1 4387
gustavatmel 1:9c5af431a1f1 4388 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 4389 -- SMC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 4390 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 4391
gustavatmel 1:9c5af431a1f1 4392 /**
gustavatmel 1:9c5af431a1f1 4393 * @addtogroup SMC_Peripheral_Access_Layer SMC Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 4394 * @{
gustavatmel 1:9c5af431a1f1 4395 */
gustavatmel 1:9c5af431a1f1 4396
gustavatmel 1:9c5af431a1f1 4397 /** SMC - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 4398 typedef struct {
gustavatmel 1:9c5af431a1f1 4399 __IO uint8_t PMPROT; /**< Power Mode Protection Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 4400 __IO uint8_t PMCTRL; /**< Power Mode Control Register, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 4401 __IO uint8_t VLLSCTRL; /**< VLLS Control Register, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 4402 __I uint8_t PMSTAT; /**< Power Mode Status Register, offset: 0x3 */
gustavatmel 1:9c5af431a1f1 4403 } SMC_Type;
gustavatmel 1:9c5af431a1f1 4404
gustavatmel 1:9c5af431a1f1 4405 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 4406 -- SMC Register Masks
gustavatmel 1:9c5af431a1f1 4407 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 4408
gustavatmel 1:9c5af431a1f1 4409 /**
gustavatmel 1:9c5af431a1f1 4410 * @addtogroup SMC_Register_Masks SMC Register Masks
gustavatmel 1:9c5af431a1f1 4411 * @{
gustavatmel 1:9c5af431a1f1 4412 */
gustavatmel 1:9c5af431a1f1 4413
gustavatmel 1:9c5af431a1f1 4414 /* PMPROT Bit Fields */
gustavatmel 1:9c5af431a1f1 4415 #define SMC_PMPROT_AVLLS_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4416 #define SMC_PMPROT_AVLLS_SHIFT 1
gustavatmel 1:9c5af431a1f1 4417 #define SMC_PMPROT_ALLS_MASK 0x8u
gustavatmel 1:9c5af431a1f1 4418 #define SMC_PMPROT_ALLS_SHIFT 3
gustavatmel 1:9c5af431a1f1 4419 #define SMC_PMPROT_AVLP_MASK 0x20u
gustavatmel 1:9c5af431a1f1 4420 #define SMC_PMPROT_AVLP_SHIFT 5
gustavatmel 1:9c5af431a1f1 4421 /* PMCTRL Bit Fields */
gustavatmel 1:9c5af431a1f1 4422 #define SMC_PMCTRL_STOPM_MASK 0x7u
gustavatmel 1:9c5af431a1f1 4423 #define SMC_PMCTRL_STOPM_SHIFT 0
gustavatmel 1:9c5af431a1f1 4424 #define SMC_PMCTRL_STOPM(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMCTRL_STOPM_SHIFT))&SMC_PMCTRL_STOPM_MASK)
gustavatmel 1:9c5af431a1f1 4425 #define SMC_PMCTRL_STOPA_MASK 0x8u
gustavatmel 1:9c5af431a1f1 4426 #define SMC_PMCTRL_STOPA_SHIFT 3
gustavatmel 1:9c5af431a1f1 4427 #define SMC_PMCTRL_RUNM_MASK 0x60u
gustavatmel 1:9c5af431a1f1 4428 #define SMC_PMCTRL_RUNM_SHIFT 5
gustavatmel 1:9c5af431a1f1 4429 #define SMC_PMCTRL_RUNM(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMCTRL_RUNM_SHIFT))&SMC_PMCTRL_RUNM_MASK)
gustavatmel 1:9c5af431a1f1 4430 #define SMC_PMCTRL_LPWUI_MASK 0x80u
gustavatmel 1:9c5af431a1f1 4431 #define SMC_PMCTRL_LPWUI_SHIFT 7
gustavatmel 1:9c5af431a1f1 4432 /* VLLSCTRL Bit Fields */
gustavatmel 1:9c5af431a1f1 4433 #define SMC_VLLSCTRL_VLLSM_MASK 0x7u
gustavatmel 1:9c5af431a1f1 4434 #define SMC_VLLSCTRL_VLLSM_SHIFT 0
gustavatmel 1:9c5af431a1f1 4435 #define SMC_VLLSCTRL_VLLSM(x) (((uint8_t)(((uint8_t)(x))<<SMC_VLLSCTRL_VLLSM_SHIFT))&SMC_VLLSCTRL_VLLSM_MASK)
gustavatmel 1:9c5af431a1f1 4436 #define SMC_VLLSCTRL_PORPO_MASK 0x20u
gustavatmel 1:9c5af431a1f1 4437 #define SMC_VLLSCTRL_PORPO_SHIFT 5
gustavatmel 1:9c5af431a1f1 4438 /* PMSTAT Bit Fields */
gustavatmel 1:9c5af431a1f1 4439 #define SMC_PMSTAT_PMSTAT_MASK 0x7Fu
gustavatmel 1:9c5af431a1f1 4440 #define SMC_PMSTAT_PMSTAT_SHIFT 0
gustavatmel 1:9c5af431a1f1 4441 #define SMC_PMSTAT_PMSTAT(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMSTAT_PMSTAT_SHIFT))&SMC_PMSTAT_PMSTAT_MASK)
gustavatmel 1:9c5af431a1f1 4442
gustavatmel 1:9c5af431a1f1 4443 /**
gustavatmel 1:9c5af431a1f1 4444 * @}
gustavatmel 1:9c5af431a1f1 4445 */ /* end of group SMC_Register_Masks */
gustavatmel 1:9c5af431a1f1 4446
gustavatmel 1:9c5af431a1f1 4447
gustavatmel 1:9c5af431a1f1 4448 /* SMC - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 4449 /** Peripheral SMC base address */
gustavatmel 1:9c5af431a1f1 4450 #define SMC_BASE (0x4007E000u)
gustavatmel 1:9c5af431a1f1 4451 /** Peripheral SMC base pointer */
gustavatmel 1:9c5af431a1f1 4452 #define SMC ((SMC_Type *)SMC_BASE)
gustavatmel 1:9c5af431a1f1 4453
gustavatmel 1:9c5af431a1f1 4454 /**
gustavatmel 1:9c5af431a1f1 4455 * @}
gustavatmel 1:9c5af431a1f1 4456 */ /* end of group SMC_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 4457
gustavatmel 1:9c5af431a1f1 4458
gustavatmel 1:9c5af431a1f1 4459 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 4460 -- SPI Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 4461 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 4462
gustavatmel 1:9c5af431a1f1 4463 /**
gustavatmel 1:9c5af431a1f1 4464 * @addtogroup SPI_Peripheral_Access_Layer SPI Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 4465 * @{
gustavatmel 1:9c5af431a1f1 4466 */
gustavatmel 1:9c5af431a1f1 4467
gustavatmel 1:9c5af431a1f1 4468 /** SPI - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 4469 typedef struct {
gustavatmel 1:9c5af431a1f1 4470 __IO uint32_t MCR; /**< DSPI Module Configuration Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 4471 uint8_t RESERVED_0[4];
gustavatmel 1:9c5af431a1f1 4472 __IO uint32_t TCR; /**< DSPI Transfer Count Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 4473 union { /* offset: 0xC */
gustavatmel 1:9c5af431a1f1 4474 __IO uint32_t CTAR[2]; /**< DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 4475 __IO uint32_t CTAR_SLAVE[1]; /**< DSPI Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 4476 };
gustavatmel 1:9c5af431a1f1 4477 uint8_t RESERVED_1[24];
gustavatmel 1:9c5af431a1f1 4478 __IO uint32_t SR; /**< DSPI Status Register, offset: 0x2C */
gustavatmel 1:9c5af431a1f1 4479 __IO uint32_t RSER; /**< DSPI DMA/Interrupt Request Select and Enable Register, offset: 0x30 */
gustavatmel 1:9c5af431a1f1 4480 union { /* offset: 0x34 */
gustavatmel 1:9c5af431a1f1 4481 __IO uint32_t PUSHR; /**< DSPI PUSH TX FIFO Register In Master Mode, offset: 0x34 */
gustavatmel 1:9c5af431a1f1 4482 __IO uint32_t PUSHR_SLAVE; /**< DSPI PUSH TX FIFO Register In Slave Mode, offset: 0x34 */
gustavatmel 1:9c5af431a1f1 4483 };
gustavatmel 1:9c5af431a1f1 4484 __I uint32_t POPR; /**< DSPI POP RX FIFO Register, offset: 0x38 */
gustavatmel 1:9c5af431a1f1 4485 __I uint32_t TXFR0; /**< DSPI Transmit FIFO Registers, offset: 0x3C */
gustavatmel 1:9c5af431a1f1 4486 __I uint32_t TXFR1; /**< DSPI Transmit FIFO Registers, offset: 0x40 */
gustavatmel 1:9c5af431a1f1 4487 __I uint32_t TXFR2; /**< DSPI Transmit FIFO Registers, offset: 0x44 */
gustavatmel 1:9c5af431a1f1 4488 __I uint32_t TXFR3; /**< DSPI Transmit FIFO Registers, offset: 0x48 */
gustavatmel 1:9c5af431a1f1 4489 uint8_t RESERVED_2[48];
gustavatmel 1:9c5af431a1f1 4490 __I uint32_t RXFR0; /**< DSPI Receive FIFO Registers, offset: 0x7C */
gustavatmel 1:9c5af431a1f1 4491 __I uint32_t RXFR1; /**< DSPI Receive FIFO Registers, offset: 0x80 */
gustavatmel 1:9c5af431a1f1 4492 __I uint32_t RXFR2; /**< DSPI Receive FIFO Registers, offset: 0x84 */
gustavatmel 1:9c5af431a1f1 4493 __I uint32_t RXFR3; /**< DSPI Receive FIFO Registers, offset: 0x88 */
gustavatmel 1:9c5af431a1f1 4494 } SPI_Type;
gustavatmel 1:9c5af431a1f1 4495
gustavatmel 1:9c5af431a1f1 4496 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 4497 -- SPI Register Masks
gustavatmel 1:9c5af431a1f1 4498 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 4499
gustavatmel 1:9c5af431a1f1 4500 /**
gustavatmel 1:9c5af431a1f1 4501 * @addtogroup SPI_Register_Masks SPI Register Masks
gustavatmel 1:9c5af431a1f1 4502 * @{
gustavatmel 1:9c5af431a1f1 4503 */
gustavatmel 1:9c5af431a1f1 4504
gustavatmel 1:9c5af431a1f1 4505 /* MCR Bit Fields */
gustavatmel 1:9c5af431a1f1 4506 #define SPI_MCR_HALT_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4507 #define SPI_MCR_HALT_SHIFT 0
gustavatmel 1:9c5af431a1f1 4508 #define SPI_MCR_SMPL_PT_MASK 0x300u
gustavatmel 1:9c5af431a1f1 4509 #define SPI_MCR_SMPL_PT_SHIFT 8
gustavatmel 1:9c5af431a1f1 4510 #define SPI_MCR_SMPL_PT(x) (((uint32_t)(((uint32_t)(x))<<SPI_MCR_SMPL_PT_SHIFT))&SPI_MCR_SMPL_PT_MASK)
gustavatmel 1:9c5af431a1f1 4511 #define SPI_MCR_CLR_RXF_MASK 0x400u
gustavatmel 1:9c5af431a1f1 4512 #define SPI_MCR_CLR_RXF_SHIFT 10
gustavatmel 1:9c5af431a1f1 4513 #define SPI_MCR_CLR_TXF_MASK 0x800u
gustavatmel 1:9c5af431a1f1 4514 #define SPI_MCR_CLR_TXF_SHIFT 11
gustavatmel 1:9c5af431a1f1 4515 #define SPI_MCR_DIS_RXF_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 4516 #define SPI_MCR_DIS_RXF_SHIFT 12
gustavatmel 1:9c5af431a1f1 4517 #define SPI_MCR_DIS_TXF_MASK 0x2000u
gustavatmel 1:9c5af431a1f1 4518 #define SPI_MCR_DIS_TXF_SHIFT 13
gustavatmel 1:9c5af431a1f1 4519 #define SPI_MCR_MDIS_MASK 0x4000u
gustavatmel 1:9c5af431a1f1 4520 #define SPI_MCR_MDIS_SHIFT 14
gustavatmel 1:9c5af431a1f1 4521 #define SPI_MCR_DOZE_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 4522 #define SPI_MCR_DOZE_SHIFT 15
gustavatmel 1:9c5af431a1f1 4523 #define SPI_MCR_PCSIS_MASK 0x3F0000u
gustavatmel 1:9c5af431a1f1 4524 #define SPI_MCR_PCSIS_SHIFT 16
gustavatmel 1:9c5af431a1f1 4525 #define SPI_MCR_PCSIS(x) (((uint32_t)(((uint32_t)(x))<<SPI_MCR_PCSIS_SHIFT))&SPI_MCR_PCSIS_MASK)
gustavatmel 1:9c5af431a1f1 4526 #define SPI_MCR_ROOE_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 4527 #define SPI_MCR_ROOE_SHIFT 24
gustavatmel 1:9c5af431a1f1 4528 #define SPI_MCR_PCSSE_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 4529 #define SPI_MCR_PCSSE_SHIFT 25
gustavatmel 1:9c5af431a1f1 4530 #define SPI_MCR_MTFE_MASK 0x4000000u
gustavatmel 1:9c5af431a1f1 4531 #define SPI_MCR_MTFE_SHIFT 26
gustavatmel 1:9c5af431a1f1 4532 #define SPI_MCR_FRZ_MASK 0x8000000u
gustavatmel 1:9c5af431a1f1 4533 #define SPI_MCR_FRZ_SHIFT 27
gustavatmel 1:9c5af431a1f1 4534 #define SPI_MCR_DCONF_MASK 0x30000000u
gustavatmel 1:9c5af431a1f1 4535 #define SPI_MCR_DCONF_SHIFT 28
gustavatmel 1:9c5af431a1f1 4536 #define SPI_MCR_DCONF(x) (((uint32_t)(((uint32_t)(x))<<SPI_MCR_DCONF_SHIFT))&SPI_MCR_DCONF_MASK)
gustavatmel 1:9c5af431a1f1 4537 #define SPI_MCR_CONT_SCKE_MASK 0x40000000u
gustavatmel 1:9c5af431a1f1 4538 #define SPI_MCR_CONT_SCKE_SHIFT 30
gustavatmel 1:9c5af431a1f1 4539 #define SPI_MCR_MSTR_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 4540 #define SPI_MCR_MSTR_SHIFT 31
gustavatmel 1:9c5af431a1f1 4541 /* TCR Bit Fields */
gustavatmel 1:9c5af431a1f1 4542 #define SPI_TCR_SPI_TCNT_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4543 #define SPI_TCR_SPI_TCNT_SHIFT 16
gustavatmel 1:9c5af431a1f1 4544 #define SPI_TCR_SPI_TCNT(x) (((uint32_t)(((uint32_t)(x))<<SPI_TCR_SPI_TCNT_SHIFT))&SPI_TCR_SPI_TCNT_MASK)
gustavatmel 1:9c5af431a1f1 4545 /* CTAR Bit Fields */
gustavatmel 1:9c5af431a1f1 4546 #define SPI_CTAR_BR_MASK 0xFu
gustavatmel 1:9c5af431a1f1 4547 #define SPI_CTAR_BR_SHIFT 0
gustavatmel 1:9c5af431a1f1 4548 #define SPI_CTAR_BR(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_BR_SHIFT))&SPI_CTAR_BR_MASK)
gustavatmel 1:9c5af431a1f1 4549 #define SPI_CTAR_DT_MASK 0xF0u
gustavatmel 1:9c5af431a1f1 4550 #define SPI_CTAR_DT_SHIFT 4
gustavatmel 1:9c5af431a1f1 4551 #define SPI_CTAR_DT(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_DT_SHIFT))&SPI_CTAR_DT_MASK)
gustavatmel 1:9c5af431a1f1 4552 #define SPI_CTAR_ASC_MASK 0xF00u
gustavatmel 1:9c5af431a1f1 4553 #define SPI_CTAR_ASC_SHIFT 8
gustavatmel 1:9c5af431a1f1 4554 #define SPI_CTAR_ASC(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_ASC_SHIFT))&SPI_CTAR_ASC_MASK)
gustavatmel 1:9c5af431a1f1 4555 #define SPI_CTAR_CSSCK_MASK 0xF000u
gustavatmel 1:9c5af431a1f1 4556 #define SPI_CTAR_CSSCK_SHIFT 12
gustavatmel 1:9c5af431a1f1 4557 #define SPI_CTAR_CSSCK(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_CSSCK_SHIFT))&SPI_CTAR_CSSCK_MASK)
gustavatmel 1:9c5af431a1f1 4558 #define SPI_CTAR_PBR_MASK 0x30000u
gustavatmel 1:9c5af431a1f1 4559 #define SPI_CTAR_PBR_SHIFT 16
gustavatmel 1:9c5af431a1f1 4560 #define SPI_CTAR_PBR(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PBR_SHIFT))&SPI_CTAR_PBR_MASK)
gustavatmel 1:9c5af431a1f1 4561 #define SPI_CTAR_PDT_MASK 0xC0000u
gustavatmel 1:9c5af431a1f1 4562 #define SPI_CTAR_PDT_SHIFT 18
gustavatmel 1:9c5af431a1f1 4563 #define SPI_CTAR_PDT(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PDT_SHIFT))&SPI_CTAR_PDT_MASK)
gustavatmel 1:9c5af431a1f1 4564 #define SPI_CTAR_PASC_MASK 0x300000u
gustavatmel 1:9c5af431a1f1 4565 #define SPI_CTAR_PASC_SHIFT 20
gustavatmel 1:9c5af431a1f1 4566 #define SPI_CTAR_PASC(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PASC_SHIFT))&SPI_CTAR_PASC_MASK)
gustavatmel 1:9c5af431a1f1 4567 #define SPI_CTAR_PCSSCK_MASK 0xC00000u
gustavatmel 1:9c5af431a1f1 4568 #define SPI_CTAR_PCSSCK_SHIFT 22
gustavatmel 1:9c5af431a1f1 4569 #define SPI_CTAR_PCSSCK(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PCSSCK_SHIFT))&SPI_CTAR_PCSSCK_MASK)
gustavatmel 1:9c5af431a1f1 4570 #define SPI_CTAR_LSBFE_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 4571 #define SPI_CTAR_LSBFE_SHIFT 24
gustavatmel 1:9c5af431a1f1 4572 #define SPI_CTAR_CPHA_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 4573 #define SPI_CTAR_CPHA_SHIFT 25
gustavatmel 1:9c5af431a1f1 4574 #define SPI_CTAR_CPOL_MASK 0x4000000u
gustavatmel 1:9c5af431a1f1 4575 #define SPI_CTAR_CPOL_SHIFT 26
gustavatmel 1:9c5af431a1f1 4576 #define SPI_CTAR_FMSZ_MASK 0x78000000u
gustavatmel 1:9c5af431a1f1 4577 #define SPI_CTAR_FMSZ_SHIFT 27
gustavatmel 1:9c5af431a1f1 4578 #define SPI_CTAR_FMSZ(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_FMSZ_SHIFT))&SPI_CTAR_FMSZ_MASK)
gustavatmel 1:9c5af431a1f1 4579 #define SPI_CTAR_DBR_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 4580 #define SPI_CTAR_DBR_SHIFT 31
gustavatmel 1:9c5af431a1f1 4581 /* CTAR_SLAVE Bit Fields */
gustavatmel 1:9c5af431a1f1 4582 #define SPI_CTAR_SLAVE_CPHA_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 4583 #define SPI_CTAR_SLAVE_CPHA_SHIFT 25
gustavatmel 1:9c5af431a1f1 4584 #define SPI_CTAR_SLAVE_CPOL_MASK 0x4000000u
gustavatmel 1:9c5af431a1f1 4585 #define SPI_CTAR_SLAVE_CPOL_SHIFT 26
gustavatmel 1:9c5af431a1f1 4586 #define SPI_CTAR_SLAVE_FMSZ_MASK 0xF8000000u
gustavatmel 1:9c5af431a1f1 4587 #define SPI_CTAR_SLAVE_FMSZ_SHIFT 27
gustavatmel 1:9c5af431a1f1 4588 #define SPI_CTAR_SLAVE_FMSZ(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_SLAVE_FMSZ_SHIFT))&SPI_CTAR_SLAVE_FMSZ_MASK)
gustavatmel 1:9c5af431a1f1 4589 /* SR Bit Fields */
gustavatmel 1:9c5af431a1f1 4590 #define SPI_SR_POPNXTPTR_MASK 0xFu
gustavatmel 1:9c5af431a1f1 4591 #define SPI_SR_POPNXTPTR_SHIFT 0
gustavatmel 1:9c5af431a1f1 4592 #define SPI_SR_POPNXTPTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_POPNXTPTR_SHIFT))&SPI_SR_POPNXTPTR_MASK)
gustavatmel 1:9c5af431a1f1 4593 #define SPI_SR_RXCTR_MASK 0xF0u
gustavatmel 1:9c5af431a1f1 4594 #define SPI_SR_RXCTR_SHIFT 4
gustavatmel 1:9c5af431a1f1 4595 #define SPI_SR_RXCTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_RXCTR_SHIFT))&SPI_SR_RXCTR_MASK)
gustavatmel 1:9c5af431a1f1 4596 #define SPI_SR_TXNXTPTR_MASK 0xF00u
gustavatmel 1:9c5af431a1f1 4597 #define SPI_SR_TXNXTPTR_SHIFT 8
gustavatmel 1:9c5af431a1f1 4598 #define SPI_SR_TXNXTPTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_TXNXTPTR_SHIFT))&SPI_SR_TXNXTPTR_MASK)
gustavatmel 1:9c5af431a1f1 4599 #define SPI_SR_TXCTR_MASK 0xF000u
gustavatmel 1:9c5af431a1f1 4600 #define SPI_SR_TXCTR_SHIFT 12
gustavatmel 1:9c5af431a1f1 4601 #define SPI_SR_TXCTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_TXCTR_SHIFT))&SPI_SR_TXCTR_MASK)
gustavatmel 1:9c5af431a1f1 4602 #define SPI_SR_RFDF_MASK 0x20000u
gustavatmel 1:9c5af431a1f1 4603 #define SPI_SR_RFDF_SHIFT 17
gustavatmel 1:9c5af431a1f1 4604 #define SPI_SR_RFOF_MASK 0x80000u
gustavatmel 1:9c5af431a1f1 4605 #define SPI_SR_RFOF_SHIFT 19
gustavatmel 1:9c5af431a1f1 4606 #define SPI_SR_TFFF_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 4607 #define SPI_SR_TFFF_SHIFT 25
gustavatmel 1:9c5af431a1f1 4608 #define SPI_SR_TFUF_MASK 0x8000000u
gustavatmel 1:9c5af431a1f1 4609 #define SPI_SR_TFUF_SHIFT 27
gustavatmel 1:9c5af431a1f1 4610 #define SPI_SR_EOQF_MASK 0x10000000u
gustavatmel 1:9c5af431a1f1 4611 #define SPI_SR_EOQF_SHIFT 28
gustavatmel 1:9c5af431a1f1 4612 #define SPI_SR_TXRXS_MASK 0x40000000u
gustavatmel 1:9c5af431a1f1 4613 #define SPI_SR_TXRXS_SHIFT 30
gustavatmel 1:9c5af431a1f1 4614 #define SPI_SR_TCF_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 4615 #define SPI_SR_TCF_SHIFT 31
gustavatmel 1:9c5af431a1f1 4616 /* RSER Bit Fields */
gustavatmel 1:9c5af431a1f1 4617 #define SPI_RSER_RFDF_DIRS_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 4618 #define SPI_RSER_RFDF_DIRS_SHIFT 16
gustavatmel 1:9c5af431a1f1 4619 #define SPI_RSER_RFDF_RE_MASK 0x20000u
gustavatmel 1:9c5af431a1f1 4620 #define SPI_RSER_RFDF_RE_SHIFT 17
gustavatmel 1:9c5af431a1f1 4621 #define SPI_RSER_RFOF_RE_MASK 0x80000u
gustavatmel 1:9c5af431a1f1 4622 #define SPI_RSER_RFOF_RE_SHIFT 19
gustavatmel 1:9c5af431a1f1 4623 #define SPI_RSER_TFFF_DIRS_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 4624 #define SPI_RSER_TFFF_DIRS_SHIFT 24
gustavatmel 1:9c5af431a1f1 4625 #define SPI_RSER_TFFF_RE_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 4626 #define SPI_RSER_TFFF_RE_SHIFT 25
gustavatmel 1:9c5af431a1f1 4627 #define SPI_RSER_TFUF_RE_MASK 0x8000000u
gustavatmel 1:9c5af431a1f1 4628 #define SPI_RSER_TFUF_RE_SHIFT 27
gustavatmel 1:9c5af431a1f1 4629 #define SPI_RSER_EOQF_RE_MASK 0x10000000u
gustavatmel 1:9c5af431a1f1 4630 #define SPI_RSER_EOQF_RE_SHIFT 28
gustavatmel 1:9c5af431a1f1 4631 #define SPI_RSER_TCF_RE_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 4632 #define SPI_RSER_TCF_RE_SHIFT 31
gustavatmel 1:9c5af431a1f1 4633 /* PUSHR Bit Fields */
gustavatmel 1:9c5af431a1f1 4634 #define SPI_PUSHR_TXDATA_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4635 #define SPI_PUSHR_TXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4636 #define SPI_PUSHR_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_TXDATA_SHIFT))&SPI_PUSHR_TXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4637 #define SPI_PUSHR_PCS_MASK 0x3F0000u
gustavatmel 1:9c5af431a1f1 4638 #define SPI_PUSHR_PCS_SHIFT 16
gustavatmel 1:9c5af431a1f1 4639 #define SPI_PUSHR_PCS(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_PCS_SHIFT))&SPI_PUSHR_PCS_MASK)
gustavatmel 1:9c5af431a1f1 4640 #define SPI_PUSHR_CTCNT_MASK 0x4000000u
gustavatmel 1:9c5af431a1f1 4641 #define SPI_PUSHR_CTCNT_SHIFT 26
gustavatmel 1:9c5af431a1f1 4642 #define SPI_PUSHR_EOQ_MASK 0x8000000u
gustavatmel 1:9c5af431a1f1 4643 #define SPI_PUSHR_EOQ_SHIFT 27
gustavatmel 1:9c5af431a1f1 4644 #define SPI_PUSHR_CTAS_MASK 0x70000000u
gustavatmel 1:9c5af431a1f1 4645 #define SPI_PUSHR_CTAS_SHIFT 28
gustavatmel 1:9c5af431a1f1 4646 #define SPI_PUSHR_CTAS(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_CTAS_SHIFT))&SPI_PUSHR_CTAS_MASK)
gustavatmel 1:9c5af431a1f1 4647 #define SPI_PUSHR_CONT_MASK 0x80000000u
gustavatmel 1:9c5af431a1f1 4648 #define SPI_PUSHR_CONT_SHIFT 31
gustavatmel 1:9c5af431a1f1 4649 /* PUSHR_SLAVE Bit Fields */
gustavatmel 1:9c5af431a1f1 4650 #define SPI_PUSHR_SLAVE_TXDATA_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 4651 #define SPI_PUSHR_SLAVE_TXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4652 #define SPI_PUSHR_SLAVE_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_SLAVE_TXDATA_SHIFT))&SPI_PUSHR_SLAVE_TXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4653 /* POPR Bit Fields */
gustavatmel 1:9c5af431a1f1 4654 #define SPI_POPR_RXDATA_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 4655 #define SPI_POPR_RXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4656 #define SPI_POPR_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_POPR_RXDATA_SHIFT))&SPI_POPR_RXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4657 /* TXFR0 Bit Fields */
gustavatmel 1:9c5af431a1f1 4658 #define SPI_TXFR0_TXDATA_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4659 #define SPI_TXFR0_TXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4660 #define SPI_TXFR0_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR0_TXDATA_SHIFT))&SPI_TXFR0_TXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4661 #define SPI_TXFR0_TXCMD_TXDATA_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4662 #define SPI_TXFR0_TXCMD_TXDATA_SHIFT 16
gustavatmel 1:9c5af431a1f1 4663 #define SPI_TXFR0_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR0_TXCMD_TXDATA_SHIFT))&SPI_TXFR0_TXCMD_TXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4664 /* TXFR1 Bit Fields */
gustavatmel 1:9c5af431a1f1 4665 #define SPI_TXFR1_TXDATA_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4666 #define SPI_TXFR1_TXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4667 #define SPI_TXFR1_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR1_TXDATA_SHIFT))&SPI_TXFR1_TXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4668 #define SPI_TXFR1_TXCMD_TXDATA_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4669 #define SPI_TXFR1_TXCMD_TXDATA_SHIFT 16
gustavatmel 1:9c5af431a1f1 4670 #define SPI_TXFR1_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR1_TXCMD_TXDATA_SHIFT))&SPI_TXFR1_TXCMD_TXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4671 /* TXFR2 Bit Fields */
gustavatmel 1:9c5af431a1f1 4672 #define SPI_TXFR2_TXDATA_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4673 #define SPI_TXFR2_TXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4674 #define SPI_TXFR2_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR2_TXDATA_SHIFT))&SPI_TXFR2_TXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4675 #define SPI_TXFR2_TXCMD_TXDATA_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4676 #define SPI_TXFR2_TXCMD_TXDATA_SHIFT 16
gustavatmel 1:9c5af431a1f1 4677 #define SPI_TXFR2_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR2_TXCMD_TXDATA_SHIFT))&SPI_TXFR2_TXCMD_TXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4678 /* TXFR3 Bit Fields */
gustavatmel 1:9c5af431a1f1 4679 #define SPI_TXFR3_TXDATA_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4680 #define SPI_TXFR3_TXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4681 #define SPI_TXFR3_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR3_TXDATA_SHIFT))&SPI_TXFR3_TXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4682 #define SPI_TXFR3_TXCMD_TXDATA_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4683 #define SPI_TXFR3_TXCMD_TXDATA_SHIFT 16
gustavatmel 1:9c5af431a1f1 4684 #define SPI_TXFR3_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR3_TXCMD_TXDATA_SHIFT))&SPI_TXFR3_TXCMD_TXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4685 /* RXFR0 Bit Fields */
gustavatmel 1:9c5af431a1f1 4686 #define SPI_RXFR0_RXDATA_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 4687 #define SPI_RXFR0_RXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4688 #define SPI_RXFR0_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR0_RXDATA_SHIFT))&SPI_RXFR0_RXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4689 /* RXFR1 Bit Fields */
gustavatmel 1:9c5af431a1f1 4690 #define SPI_RXFR1_RXDATA_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 4691 #define SPI_RXFR1_RXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4692 #define SPI_RXFR1_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR1_RXDATA_SHIFT))&SPI_RXFR1_RXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4693 /* RXFR2 Bit Fields */
gustavatmel 1:9c5af431a1f1 4694 #define SPI_RXFR2_RXDATA_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 4695 #define SPI_RXFR2_RXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4696 #define SPI_RXFR2_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR2_RXDATA_SHIFT))&SPI_RXFR2_RXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4697 /* RXFR3 Bit Fields */
gustavatmel 1:9c5af431a1f1 4698 #define SPI_RXFR3_RXDATA_MASK 0xFFFFFFFFu
gustavatmel 1:9c5af431a1f1 4699 #define SPI_RXFR3_RXDATA_SHIFT 0
gustavatmel 1:9c5af431a1f1 4700 #define SPI_RXFR3_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR3_RXDATA_SHIFT))&SPI_RXFR3_RXDATA_MASK)
gustavatmel 1:9c5af431a1f1 4701
gustavatmel 1:9c5af431a1f1 4702 /**
gustavatmel 1:9c5af431a1f1 4703 * @}
gustavatmel 1:9c5af431a1f1 4704 */ /* end of group SPI_Register_Masks */
gustavatmel 1:9c5af431a1f1 4705
gustavatmel 1:9c5af431a1f1 4706
gustavatmel 1:9c5af431a1f1 4707 /* SPI - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 4708 /** Peripheral SPI0 base address */
gustavatmel 1:9c5af431a1f1 4709 #define SPI0_BASE (0x4002C000u)
gustavatmel 1:9c5af431a1f1 4710 /** Peripheral SPI0 base pointer */
gustavatmel 1:9c5af431a1f1 4711 #define SPI0 ((SPI_Type *)SPI0_BASE)
gustavatmel 1:9c5af431a1f1 4712
gustavatmel 1:9c5af431a1f1 4713 /**
gustavatmel 1:9c5af431a1f1 4714 * @}
gustavatmel 1:9c5af431a1f1 4715 */ /* end of group SPI_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 4716
gustavatmel 1:9c5af431a1f1 4717
gustavatmel 1:9c5af431a1f1 4718 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 4719 -- TSI Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 4720 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 4721
gustavatmel 1:9c5af431a1f1 4722 /**
gustavatmel 1:9c5af431a1f1 4723 * @addtogroup TSI_Peripheral_Access_Layer TSI Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 4724 * @{
gustavatmel 1:9c5af431a1f1 4725 */
gustavatmel 1:9c5af431a1f1 4726
gustavatmel 1:9c5af431a1f1 4727 /** TSI - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 4728 typedef struct {
gustavatmel 1:9c5af431a1f1 4729 __IO uint32_t GENCS; /**< General Control and Status Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 4730 __IO uint32_t SCANC; /**< SCAN Control Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 4731 __IO uint32_t PEN; /**< Pin Enable Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 4732 __I uint32_t WUCNTR; /**< Wake-Up Channel Counter Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 4733 uint8_t RESERVED_0[240];
gustavatmel 1:9c5af431a1f1 4734 __I uint32_t CNTR1; /**< Counter Register, offset: 0x100 */
gustavatmel 1:9c5af431a1f1 4735 __I uint32_t CNTR3; /**< Counter Register, offset: 0x104 */
gustavatmel 1:9c5af431a1f1 4736 __I uint32_t CNTR5; /**< Counter Register, offset: 0x108 */
gustavatmel 1:9c5af431a1f1 4737 __I uint32_t CNTR7; /**< Counter Register, offset: 0x10C */
gustavatmel 1:9c5af431a1f1 4738 __I uint32_t CNTR9; /**< Counter Register, offset: 0x110 */
gustavatmel 1:9c5af431a1f1 4739 __I uint32_t CNTR11; /**< Counter Register, offset: 0x114 */
gustavatmel 1:9c5af431a1f1 4740 __I uint32_t CNTR13; /**< Counter Register, offset: 0x118 */
gustavatmel 1:9c5af431a1f1 4741 __I uint32_t CNTR15; /**< Counter Register, offset: 0x11C */
gustavatmel 1:9c5af431a1f1 4742 __IO uint32_t THRESHOLD; /**< Low Power Channel Threshold Register, offset: 0x120 */
gustavatmel 1:9c5af431a1f1 4743 } TSI_Type;
gustavatmel 1:9c5af431a1f1 4744
gustavatmel 1:9c5af431a1f1 4745 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 4746 -- TSI Register Masks
gustavatmel 1:9c5af431a1f1 4747 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 4748
gustavatmel 1:9c5af431a1f1 4749 /**
gustavatmel 1:9c5af431a1f1 4750 * @addtogroup TSI_Register_Masks TSI Register Masks
gustavatmel 1:9c5af431a1f1 4751 * @{
gustavatmel 1:9c5af431a1f1 4752 */
gustavatmel 1:9c5af431a1f1 4753
gustavatmel 1:9c5af431a1f1 4754 /* GENCS Bit Fields */
gustavatmel 1:9c5af431a1f1 4755 #define TSI_GENCS_STPE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4756 #define TSI_GENCS_STPE_SHIFT 0
gustavatmel 1:9c5af431a1f1 4757 #define TSI_GENCS_STM_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4758 #define TSI_GENCS_STM_SHIFT 1
gustavatmel 1:9c5af431a1f1 4759 #define TSI_GENCS_ESOR_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4760 #define TSI_GENCS_ESOR_SHIFT 4
gustavatmel 1:9c5af431a1f1 4761 #define TSI_GENCS_ERIE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 4762 #define TSI_GENCS_ERIE_SHIFT 5
gustavatmel 1:9c5af431a1f1 4763 #define TSI_GENCS_TSIIE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 4764 #define TSI_GENCS_TSIIE_SHIFT 6
gustavatmel 1:9c5af431a1f1 4765 #define TSI_GENCS_TSIEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 4766 #define TSI_GENCS_TSIEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 4767 #define TSI_GENCS_SWTS_MASK 0x100u
gustavatmel 1:9c5af431a1f1 4768 #define TSI_GENCS_SWTS_SHIFT 8
gustavatmel 1:9c5af431a1f1 4769 #define TSI_GENCS_SCNIP_MASK 0x200u
gustavatmel 1:9c5af431a1f1 4770 #define TSI_GENCS_SCNIP_SHIFT 9
gustavatmel 1:9c5af431a1f1 4771 #define TSI_GENCS_OVRF_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 4772 #define TSI_GENCS_OVRF_SHIFT 12
gustavatmel 1:9c5af431a1f1 4773 #define TSI_GENCS_EXTERF_MASK 0x2000u
gustavatmel 1:9c5af431a1f1 4774 #define TSI_GENCS_EXTERF_SHIFT 13
gustavatmel 1:9c5af431a1f1 4775 #define TSI_GENCS_OUTRGF_MASK 0x4000u
gustavatmel 1:9c5af431a1f1 4776 #define TSI_GENCS_OUTRGF_SHIFT 14
gustavatmel 1:9c5af431a1f1 4777 #define TSI_GENCS_EOSF_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 4778 #define TSI_GENCS_EOSF_SHIFT 15
gustavatmel 1:9c5af431a1f1 4779 #define TSI_GENCS_PS_MASK 0x70000u
gustavatmel 1:9c5af431a1f1 4780 #define TSI_GENCS_PS_SHIFT 16
gustavatmel 1:9c5af431a1f1 4781 #define TSI_GENCS_PS(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_PS_SHIFT))&TSI_GENCS_PS_MASK)
gustavatmel 1:9c5af431a1f1 4782 #define TSI_GENCS_NSCN_MASK 0xF80000u
gustavatmel 1:9c5af431a1f1 4783 #define TSI_GENCS_NSCN_SHIFT 19
gustavatmel 1:9c5af431a1f1 4784 #define TSI_GENCS_NSCN(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_NSCN_SHIFT))&TSI_GENCS_NSCN_MASK)
gustavatmel 1:9c5af431a1f1 4785 #define TSI_GENCS_LPSCNITV_MASK 0xF000000u
gustavatmel 1:9c5af431a1f1 4786 #define TSI_GENCS_LPSCNITV_SHIFT 24
gustavatmel 1:9c5af431a1f1 4787 #define TSI_GENCS_LPSCNITV(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_LPSCNITV_SHIFT))&TSI_GENCS_LPSCNITV_MASK)
gustavatmel 1:9c5af431a1f1 4788 #define TSI_GENCS_LPCLKS_MASK 0x10000000u
gustavatmel 1:9c5af431a1f1 4789 #define TSI_GENCS_LPCLKS_SHIFT 28
gustavatmel 1:9c5af431a1f1 4790 /* SCANC Bit Fields */
gustavatmel 1:9c5af431a1f1 4791 #define TSI_SCANC_AMPSC_MASK 0x7u
gustavatmel 1:9c5af431a1f1 4792 #define TSI_SCANC_AMPSC_SHIFT 0
gustavatmel 1:9c5af431a1f1 4793 #define TSI_SCANC_AMPSC(x) (((uint32_t)(((uint32_t)(x))<<TSI_SCANC_AMPSC_SHIFT))&TSI_SCANC_AMPSC_MASK)
gustavatmel 1:9c5af431a1f1 4794 #define TSI_SCANC_AMCLKS_MASK 0x18u
gustavatmel 1:9c5af431a1f1 4795 #define TSI_SCANC_AMCLKS_SHIFT 3
gustavatmel 1:9c5af431a1f1 4796 #define TSI_SCANC_AMCLKS(x) (((uint32_t)(((uint32_t)(x))<<TSI_SCANC_AMCLKS_SHIFT))&TSI_SCANC_AMCLKS_MASK)
gustavatmel 1:9c5af431a1f1 4797 #define TSI_SCANC_SMOD_MASK 0xFF00u
gustavatmel 1:9c5af431a1f1 4798 #define TSI_SCANC_SMOD_SHIFT 8
gustavatmel 1:9c5af431a1f1 4799 #define TSI_SCANC_SMOD(x) (((uint32_t)(((uint32_t)(x))<<TSI_SCANC_SMOD_SHIFT))&TSI_SCANC_SMOD_MASK)
gustavatmel 1:9c5af431a1f1 4800 #define TSI_SCANC_EXTCHRG_MASK 0xF0000u
gustavatmel 1:9c5af431a1f1 4801 #define TSI_SCANC_EXTCHRG_SHIFT 16
gustavatmel 1:9c5af431a1f1 4802 #define TSI_SCANC_EXTCHRG(x) (((uint32_t)(((uint32_t)(x))<<TSI_SCANC_EXTCHRG_SHIFT))&TSI_SCANC_EXTCHRG_MASK)
gustavatmel 1:9c5af431a1f1 4803 #define TSI_SCANC_REFCHRG_MASK 0xF000000u
gustavatmel 1:9c5af431a1f1 4804 #define TSI_SCANC_REFCHRG_SHIFT 24
gustavatmel 1:9c5af431a1f1 4805 #define TSI_SCANC_REFCHRG(x) (((uint32_t)(((uint32_t)(x))<<TSI_SCANC_REFCHRG_SHIFT))&TSI_SCANC_REFCHRG_MASK)
gustavatmel 1:9c5af431a1f1 4806 /* PEN Bit Fields */
gustavatmel 1:9c5af431a1f1 4807 #define TSI_PEN_PEN0_MASK 0x1u
gustavatmel 1:9c5af431a1f1 4808 #define TSI_PEN_PEN0_SHIFT 0
gustavatmel 1:9c5af431a1f1 4809 #define TSI_PEN_PEN1_MASK 0x2u
gustavatmel 1:9c5af431a1f1 4810 #define TSI_PEN_PEN1_SHIFT 1
gustavatmel 1:9c5af431a1f1 4811 #define TSI_PEN_PEN2_MASK 0x4u
gustavatmel 1:9c5af431a1f1 4812 #define TSI_PEN_PEN2_SHIFT 2
gustavatmel 1:9c5af431a1f1 4813 #define TSI_PEN_PEN3_MASK 0x8u
gustavatmel 1:9c5af431a1f1 4814 #define TSI_PEN_PEN3_SHIFT 3
gustavatmel 1:9c5af431a1f1 4815 #define TSI_PEN_PEN4_MASK 0x10u
gustavatmel 1:9c5af431a1f1 4816 #define TSI_PEN_PEN4_SHIFT 4
gustavatmel 1:9c5af431a1f1 4817 #define TSI_PEN_PEN5_MASK 0x20u
gustavatmel 1:9c5af431a1f1 4818 #define TSI_PEN_PEN5_SHIFT 5
gustavatmel 1:9c5af431a1f1 4819 #define TSI_PEN_PEN6_MASK 0x40u
gustavatmel 1:9c5af431a1f1 4820 #define TSI_PEN_PEN6_SHIFT 6
gustavatmel 1:9c5af431a1f1 4821 #define TSI_PEN_PEN7_MASK 0x80u
gustavatmel 1:9c5af431a1f1 4822 #define TSI_PEN_PEN7_SHIFT 7
gustavatmel 1:9c5af431a1f1 4823 #define TSI_PEN_PEN8_MASK 0x100u
gustavatmel 1:9c5af431a1f1 4824 #define TSI_PEN_PEN8_SHIFT 8
gustavatmel 1:9c5af431a1f1 4825 #define TSI_PEN_PEN9_MASK 0x200u
gustavatmel 1:9c5af431a1f1 4826 #define TSI_PEN_PEN9_SHIFT 9
gustavatmel 1:9c5af431a1f1 4827 #define TSI_PEN_PEN10_MASK 0x400u
gustavatmel 1:9c5af431a1f1 4828 #define TSI_PEN_PEN10_SHIFT 10
gustavatmel 1:9c5af431a1f1 4829 #define TSI_PEN_PEN11_MASK 0x800u
gustavatmel 1:9c5af431a1f1 4830 #define TSI_PEN_PEN11_SHIFT 11
gustavatmel 1:9c5af431a1f1 4831 #define TSI_PEN_PEN12_MASK 0x1000u
gustavatmel 1:9c5af431a1f1 4832 #define TSI_PEN_PEN12_SHIFT 12
gustavatmel 1:9c5af431a1f1 4833 #define TSI_PEN_PEN13_MASK 0x2000u
gustavatmel 1:9c5af431a1f1 4834 #define TSI_PEN_PEN13_SHIFT 13
gustavatmel 1:9c5af431a1f1 4835 #define TSI_PEN_PEN14_MASK 0x4000u
gustavatmel 1:9c5af431a1f1 4836 #define TSI_PEN_PEN14_SHIFT 14
gustavatmel 1:9c5af431a1f1 4837 #define TSI_PEN_PEN15_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 4838 #define TSI_PEN_PEN15_SHIFT 15
gustavatmel 1:9c5af431a1f1 4839 #define TSI_PEN_LPSP_MASK 0xF0000u
gustavatmel 1:9c5af431a1f1 4840 #define TSI_PEN_LPSP_SHIFT 16
gustavatmel 1:9c5af431a1f1 4841 #define TSI_PEN_LPSP(x) (((uint32_t)(((uint32_t)(x))<<TSI_PEN_LPSP_SHIFT))&TSI_PEN_LPSP_MASK)
gustavatmel 1:9c5af431a1f1 4842 /* WUCNTR Bit Fields */
gustavatmel 1:9c5af431a1f1 4843 #define TSI_WUCNTR_WUCNT_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4844 #define TSI_WUCNTR_WUCNT_SHIFT 0
gustavatmel 1:9c5af431a1f1 4845 #define TSI_WUCNTR_WUCNT(x) (((uint32_t)(((uint32_t)(x))<<TSI_WUCNTR_WUCNT_SHIFT))&TSI_WUCNTR_WUCNT_MASK)
gustavatmel 1:9c5af431a1f1 4846 /* CNTR1 Bit Fields */
gustavatmel 1:9c5af431a1f1 4847 #define TSI_CNTR1_CTN1_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4848 #define TSI_CNTR1_CTN1_SHIFT 0
gustavatmel 1:9c5af431a1f1 4849 #define TSI_CNTR1_CTN1(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR1_CTN1_SHIFT))&TSI_CNTR1_CTN1_MASK)
gustavatmel 1:9c5af431a1f1 4850 #define TSI_CNTR1_CTN_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4851 #define TSI_CNTR1_CTN_SHIFT 16
gustavatmel 1:9c5af431a1f1 4852 #define TSI_CNTR1_CTN(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR1_CTN_SHIFT))&TSI_CNTR1_CTN_MASK)
gustavatmel 1:9c5af431a1f1 4853 /* CNTR3 Bit Fields */
gustavatmel 1:9c5af431a1f1 4854 #define TSI_CNTR3_CTN1_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4855 #define TSI_CNTR3_CTN1_SHIFT 0
gustavatmel 1:9c5af431a1f1 4856 #define TSI_CNTR3_CTN1(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR3_CTN1_SHIFT))&TSI_CNTR3_CTN1_MASK)
gustavatmel 1:9c5af431a1f1 4857 #define TSI_CNTR3_CTN_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4858 #define TSI_CNTR3_CTN_SHIFT 16
gustavatmel 1:9c5af431a1f1 4859 #define TSI_CNTR3_CTN(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR3_CTN_SHIFT))&TSI_CNTR3_CTN_MASK)
gustavatmel 1:9c5af431a1f1 4860 /* CNTR5 Bit Fields */
gustavatmel 1:9c5af431a1f1 4861 #define TSI_CNTR5_CTN1_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4862 #define TSI_CNTR5_CTN1_SHIFT 0
gustavatmel 1:9c5af431a1f1 4863 #define TSI_CNTR5_CTN1(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR5_CTN1_SHIFT))&TSI_CNTR5_CTN1_MASK)
gustavatmel 1:9c5af431a1f1 4864 #define TSI_CNTR5_CTN_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4865 #define TSI_CNTR5_CTN_SHIFT 16
gustavatmel 1:9c5af431a1f1 4866 #define TSI_CNTR5_CTN(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR5_CTN_SHIFT))&TSI_CNTR5_CTN_MASK)
gustavatmel 1:9c5af431a1f1 4867 /* CNTR7 Bit Fields */
gustavatmel 1:9c5af431a1f1 4868 #define TSI_CNTR7_CTN1_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4869 #define TSI_CNTR7_CTN1_SHIFT 0
gustavatmel 1:9c5af431a1f1 4870 #define TSI_CNTR7_CTN1(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR7_CTN1_SHIFT))&TSI_CNTR7_CTN1_MASK)
gustavatmel 1:9c5af431a1f1 4871 #define TSI_CNTR7_CTN_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4872 #define TSI_CNTR7_CTN_SHIFT 16
gustavatmel 1:9c5af431a1f1 4873 #define TSI_CNTR7_CTN(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR7_CTN_SHIFT))&TSI_CNTR7_CTN_MASK)
gustavatmel 1:9c5af431a1f1 4874 /* CNTR9 Bit Fields */
gustavatmel 1:9c5af431a1f1 4875 #define TSI_CNTR9_CTN1_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4876 #define TSI_CNTR9_CTN1_SHIFT 0
gustavatmel 1:9c5af431a1f1 4877 #define TSI_CNTR9_CTN1(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR9_CTN1_SHIFT))&TSI_CNTR9_CTN1_MASK)
gustavatmel 1:9c5af431a1f1 4878 #define TSI_CNTR9_CTN_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4879 #define TSI_CNTR9_CTN_SHIFT 16
gustavatmel 1:9c5af431a1f1 4880 #define TSI_CNTR9_CTN(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR9_CTN_SHIFT))&TSI_CNTR9_CTN_MASK)
gustavatmel 1:9c5af431a1f1 4881 /* CNTR11 Bit Fields */
gustavatmel 1:9c5af431a1f1 4882 #define TSI_CNTR11_CTN1_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4883 #define TSI_CNTR11_CTN1_SHIFT 0
gustavatmel 1:9c5af431a1f1 4884 #define TSI_CNTR11_CTN1(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR11_CTN1_SHIFT))&TSI_CNTR11_CTN1_MASK)
gustavatmel 1:9c5af431a1f1 4885 #define TSI_CNTR11_CTN_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4886 #define TSI_CNTR11_CTN_SHIFT 16
gustavatmel 1:9c5af431a1f1 4887 #define TSI_CNTR11_CTN(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR11_CTN_SHIFT))&TSI_CNTR11_CTN_MASK)
gustavatmel 1:9c5af431a1f1 4888 /* CNTR13 Bit Fields */
gustavatmel 1:9c5af431a1f1 4889 #define TSI_CNTR13_CTN1_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4890 #define TSI_CNTR13_CTN1_SHIFT 0
gustavatmel 1:9c5af431a1f1 4891 #define TSI_CNTR13_CTN1(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR13_CTN1_SHIFT))&TSI_CNTR13_CTN1_MASK)
gustavatmel 1:9c5af431a1f1 4892 #define TSI_CNTR13_CTN_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4893 #define TSI_CNTR13_CTN_SHIFT 16
gustavatmel 1:9c5af431a1f1 4894 #define TSI_CNTR13_CTN(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR13_CTN_SHIFT))&TSI_CNTR13_CTN_MASK)
gustavatmel 1:9c5af431a1f1 4895 /* CNTR15 Bit Fields */
gustavatmel 1:9c5af431a1f1 4896 #define TSI_CNTR15_CTN1_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4897 #define TSI_CNTR15_CTN1_SHIFT 0
gustavatmel 1:9c5af431a1f1 4898 #define TSI_CNTR15_CTN1(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR15_CTN1_SHIFT))&TSI_CNTR15_CTN1_MASK)
gustavatmel 1:9c5af431a1f1 4899 #define TSI_CNTR15_CTN_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4900 #define TSI_CNTR15_CTN_SHIFT 16
gustavatmel 1:9c5af431a1f1 4901 #define TSI_CNTR15_CTN(x) (((uint32_t)(((uint32_t)(x))<<TSI_CNTR15_CTN_SHIFT))&TSI_CNTR15_CTN_MASK)
gustavatmel 1:9c5af431a1f1 4902 /* THRESHOLD Bit Fields */
gustavatmel 1:9c5af431a1f1 4903 #define TSI_THRESHOLD_HTHH_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 4904 #define TSI_THRESHOLD_HTHH_SHIFT 0
gustavatmel 1:9c5af431a1f1 4905 #define TSI_THRESHOLD_HTHH(x) (((uint32_t)(((uint32_t)(x))<<TSI_THRESHOLD_HTHH_SHIFT))&TSI_THRESHOLD_HTHH_MASK)
gustavatmel 1:9c5af431a1f1 4906 #define TSI_THRESHOLD_LTHH_MASK 0xFFFF0000u
gustavatmel 1:9c5af431a1f1 4907 #define TSI_THRESHOLD_LTHH_SHIFT 16
gustavatmel 1:9c5af431a1f1 4908 #define TSI_THRESHOLD_LTHH(x) (((uint32_t)(((uint32_t)(x))<<TSI_THRESHOLD_LTHH_SHIFT))&TSI_THRESHOLD_LTHH_MASK)
gustavatmel 1:9c5af431a1f1 4909
gustavatmel 1:9c5af431a1f1 4910 /**
gustavatmel 1:9c5af431a1f1 4911 * @}
gustavatmel 1:9c5af431a1f1 4912 */ /* end of group TSI_Register_Masks */
gustavatmel 1:9c5af431a1f1 4913
gustavatmel 1:9c5af431a1f1 4914
gustavatmel 1:9c5af431a1f1 4915 /* TSI - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 4916 /** Peripheral TSI0 base address */
gustavatmel 1:9c5af431a1f1 4917 #define TSI0_BASE (0x40045000u)
gustavatmel 1:9c5af431a1f1 4918 /** Peripheral TSI0 base pointer */
gustavatmel 1:9c5af431a1f1 4919 #define TSI0 ((TSI_Type *)TSI0_BASE)
gustavatmel 1:9c5af431a1f1 4920
gustavatmel 1:9c5af431a1f1 4921 /**
gustavatmel 1:9c5af431a1f1 4922 * @}
gustavatmel 1:9c5af431a1f1 4923 */ /* end of group TSI_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 4924
gustavatmel 1:9c5af431a1f1 4925
gustavatmel 1:9c5af431a1f1 4926 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 4927 -- UART Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 4928 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 4929
gustavatmel 1:9c5af431a1f1 4930 /**
gustavatmel 1:9c5af431a1f1 4931 * @addtogroup UART_Peripheral_Access_Layer UART Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 4932 * @{
gustavatmel 1:9c5af431a1f1 4933 */
gustavatmel 1:9c5af431a1f1 4934
gustavatmel 1:9c5af431a1f1 4935 /** UART - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 4936 typedef struct {
gustavatmel 1:9c5af431a1f1 4937 __IO uint8_t BDH; /**< UART Baud Rate Registers:High, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 4938 __IO uint8_t BDL; /**< UART Baud Rate Registers: Low, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 4939 __IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 4940 __IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
gustavatmel 1:9c5af431a1f1 4941 __I uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 4942 __IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
gustavatmel 1:9c5af431a1f1 4943 __IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
gustavatmel 1:9c5af431a1f1 4944 __IO uint8_t D; /**< UART Data Register, offset: 0x7 */
gustavatmel 1:9c5af431a1f1 4945 __IO uint8_t MA1; /**< UART Match Address Registers 1, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 4946 __IO uint8_t MA2; /**< UART Match Address Registers 2, offset: 0x9 */
gustavatmel 1:9c5af431a1f1 4947 __IO uint8_t C4; /**< UART Control Register 4, offset: 0xA */
gustavatmel 1:9c5af431a1f1 4948 __IO uint8_t C5; /**< UART Control Register 5, offset: 0xB */
gustavatmel 1:9c5af431a1f1 4949 __I uint8_t ED; /**< UART Extended Data Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 4950 __IO uint8_t MODEM; /**< UART Modem Register, offset: 0xD */
gustavatmel 1:9c5af431a1f1 4951 __IO uint8_t IR; /**< UART Infrared Register, offset: 0xE */
gustavatmel 1:9c5af431a1f1 4952 uint8_t RESERVED_0[1];
gustavatmel 1:9c5af431a1f1 4953 __IO uint8_t PFIFO; /**< UART FIFO Parameters, offset: 0x10 */
gustavatmel 1:9c5af431a1f1 4954 __IO uint8_t CFIFO; /**< UART FIFO Control Register, offset: 0x11 */
gustavatmel 1:9c5af431a1f1 4955 __IO uint8_t SFIFO; /**< UART FIFO Status Register, offset: 0x12 */
gustavatmel 1:9c5af431a1f1 4956 __IO uint8_t TWFIFO; /**< UART FIFO Transmit Watermark, offset: 0x13 */
gustavatmel 1:9c5af431a1f1 4957 __I uint8_t TCFIFO; /**< UART FIFO Transmit Count, offset: 0x14 */
gustavatmel 1:9c5af431a1f1 4958 __IO uint8_t RWFIFO; /**< UART FIFO Receive Watermark, offset: 0x15 */
gustavatmel 1:9c5af431a1f1 4959 __I uint8_t RCFIFO; /**< UART FIFO Receive Count, offset: 0x16 */
gustavatmel 1:9c5af431a1f1 4960 uint8_t RESERVED_1[1];
gustavatmel 1:9c5af431a1f1 4961 __IO uint8_t C7816; /**< UART 7816 Control Register, offset: 0x18 */
gustavatmel 1:9c5af431a1f1 4962 __IO uint8_t IE7816; /**< UART 7816 Interrupt Enable Register, offset: 0x19 */
gustavatmel 1:9c5af431a1f1 4963 __IO uint8_t IS7816; /**< UART 7816 Interrupt Status Register, offset: 0x1A */
gustavatmel 1:9c5af431a1f1 4964 union { /* offset: 0x1B */
gustavatmel 1:9c5af431a1f1 4965 __IO uint8_t WP7816_T_TYPE0; /**< UART 7816 Wait Parameter Register, offset: 0x1B */
gustavatmel 1:9c5af431a1f1 4966 __IO uint8_t WP7816_T_TYPE1; /**< UART 7816 Wait Parameter Register, offset: 0x1B */
gustavatmel 1:9c5af431a1f1 4967 };
gustavatmel 1:9c5af431a1f1 4968 __IO uint8_t WN7816; /**< UART 7816 Wait N Register, offset: 0x1C */
gustavatmel 1:9c5af431a1f1 4969 __IO uint8_t WF7816; /**< UART 7816 Wait FD Register, offset: 0x1D */
gustavatmel 1:9c5af431a1f1 4970 __IO uint8_t ET7816; /**< UART 7816 Error Threshold Register, offset: 0x1E */
gustavatmel 1:9c5af431a1f1 4971 __IO uint8_t TL7816; /**< UART 7816 Transmit Length Register, offset: 0x1F */
gustavatmel 1:9c5af431a1f1 4972 uint8_t RESERVED_2[1];
gustavatmel 1:9c5af431a1f1 4973 __IO uint8_t C6; /**< UART CEA709.1-B Control Register 6, offset: 0x21 */
gustavatmel 1:9c5af431a1f1 4974 __IO uint8_t PCTH; /**< UART CEA709.1-B Packet Cycle Time Counter High, offset: 0x22 */
gustavatmel 1:9c5af431a1f1 4975 __IO uint8_t PCTL; /**< UART CEA709.1-B Packet Cycle Time Counter Low, offset: 0x23 */
gustavatmel 1:9c5af431a1f1 4976 __IO uint8_t B1T; /**< UART CEA709.1-B Beta1 Timer, offset: 0x24 */
gustavatmel 1:9c5af431a1f1 4977 __IO uint8_t SDTH; /**< UART CEA709.1-B Secondary Delay Timer High, offset: 0x25 */
gustavatmel 1:9c5af431a1f1 4978 __IO uint8_t SDTL; /**< UART CEA709.1-B Secondary Delay Timer Low, offset: 0x26 */
gustavatmel 1:9c5af431a1f1 4979 __IO uint8_t PRE; /**< UART CEA709.1-B Preamble, offset: 0x27 */
gustavatmel 1:9c5af431a1f1 4980 __IO uint8_t TPL; /**< UART CEA709.1-B Transmit Packet Length, offset: 0x28 */
gustavatmel 1:9c5af431a1f1 4981 __IO uint8_t IE; /**< UART CEA709.1-B Interrupt Enable Register, offset: 0x29 */
gustavatmel 1:9c5af431a1f1 4982 __IO uint8_t WB; /**< UART CEA709.1-B WBASE, offset: 0x2A */
gustavatmel 1:9c5af431a1f1 4983 __IO uint8_t S3; /**< UART CEA709.1-B Status Register, offset: 0x2B */
gustavatmel 1:9c5af431a1f1 4984 __IO uint8_t S4; /**< UART CEA709.1-B Status Register, offset: 0x2C */
gustavatmel 1:9c5af431a1f1 4985 __I uint8_t RPL; /**< UART CEA709.1-B Received Packet Length, offset: 0x2D */
gustavatmel 1:9c5af431a1f1 4986 __I uint8_t RPREL; /**< UART CEA709.1-B Received Preamble Length, offset: 0x2E */
gustavatmel 1:9c5af431a1f1 4987 __IO uint8_t CPW; /**< UART CEA709.1-B Collision Pulse Width, offset: 0x2F */
gustavatmel 1:9c5af431a1f1 4988 __IO uint8_t RIDT; /**< UART CEA709.1-B Receive Indeterminate Time, offset: 0x30 */
gustavatmel 1:9c5af431a1f1 4989 __IO uint8_t TIDT; /**< UART CEA709.1-B Transmit Indeterminate Time, offset: 0x31 */
gustavatmel 1:9c5af431a1f1 4990 } UART_Type;
gustavatmel 1:9c5af431a1f1 4991
gustavatmel 1:9c5af431a1f1 4992 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 4993 -- UART Register Masks
gustavatmel 1:9c5af431a1f1 4994 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 4995
gustavatmel 1:9c5af431a1f1 4996 /**
gustavatmel 1:9c5af431a1f1 4997 * @addtogroup UART_Register_Masks UART Register Masks
gustavatmel 1:9c5af431a1f1 4998 * @{
gustavatmel 1:9c5af431a1f1 4999 */
gustavatmel 1:9c5af431a1f1 5000
gustavatmel 1:9c5af431a1f1 5001 /* BDH Bit Fields */
gustavatmel 1:9c5af431a1f1 5002 #define UART_BDH_SBR_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 5003 #define UART_BDH_SBR_SHIFT 0
gustavatmel 1:9c5af431a1f1 5004 #define UART_BDH_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART_BDH_SBR_SHIFT))&UART_BDH_SBR_MASK)
gustavatmel 1:9c5af431a1f1 5005 #define UART_BDH_RXEDGIE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5006 #define UART_BDH_RXEDGIE_SHIFT 6
gustavatmel 1:9c5af431a1f1 5007 #define UART_BDH_LBKDIE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5008 #define UART_BDH_LBKDIE_SHIFT 7
gustavatmel 1:9c5af431a1f1 5009 /* BDL Bit Fields */
gustavatmel 1:9c5af431a1f1 5010 #define UART_BDL_SBR_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5011 #define UART_BDL_SBR_SHIFT 0
gustavatmel 1:9c5af431a1f1 5012 #define UART_BDL_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART_BDL_SBR_SHIFT))&UART_BDL_SBR_MASK)
gustavatmel 1:9c5af431a1f1 5013 /* C1 Bit Fields */
gustavatmel 1:9c5af431a1f1 5014 #define UART_C1_PT_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5015 #define UART_C1_PT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5016 #define UART_C1_PE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5017 #define UART_C1_PE_SHIFT 1
gustavatmel 1:9c5af431a1f1 5018 #define UART_C1_ILT_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5019 #define UART_C1_ILT_SHIFT 2
gustavatmel 1:9c5af431a1f1 5020 #define UART_C1_WAKE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5021 #define UART_C1_WAKE_SHIFT 3
gustavatmel 1:9c5af431a1f1 5022 #define UART_C1_M_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5023 #define UART_C1_M_SHIFT 4
gustavatmel 1:9c5af431a1f1 5024 #define UART_C1_RSRC_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5025 #define UART_C1_RSRC_SHIFT 5
gustavatmel 1:9c5af431a1f1 5026 #define UART_C1_UARTSWAI_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5027 #define UART_C1_UARTSWAI_SHIFT 6
gustavatmel 1:9c5af431a1f1 5028 #define UART_C1_LOOPS_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5029 #define UART_C1_LOOPS_SHIFT 7
gustavatmel 1:9c5af431a1f1 5030 /* C2 Bit Fields */
gustavatmel 1:9c5af431a1f1 5031 #define UART_C2_SBK_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5032 #define UART_C2_SBK_SHIFT 0
gustavatmel 1:9c5af431a1f1 5033 #define UART_C2_RWU_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5034 #define UART_C2_RWU_SHIFT 1
gustavatmel 1:9c5af431a1f1 5035 #define UART_C2_RE_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5036 #define UART_C2_RE_SHIFT 2
gustavatmel 1:9c5af431a1f1 5037 #define UART_C2_TE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5038 #define UART_C2_TE_SHIFT 3
gustavatmel 1:9c5af431a1f1 5039 #define UART_C2_ILIE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5040 #define UART_C2_ILIE_SHIFT 4
gustavatmel 1:9c5af431a1f1 5041 #define UART_C2_RIE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5042 #define UART_C2_RIE_SHIFT 5
gustavatmel 1:9c5af431a1f1 5043 #define UART_C2_TCIE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5044 #define UART_C2_TCIE_SHIFT 6
gustavatmel 1:9c5af431a1f1 5045 #define UART_C2_TIE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5046 #define UART_C2_TIE_SHIFT 7
gustavatmel 1:9c5af431a1f1 5047 /* S1 Bit Fields */
gustavatmel 1:9c5af431a1f1 5048 #define UART_S1_PF_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5049 #define UART_S1_PF_SHIFT 0
gustavatmel 1:9c5af431a1f1 5050 #define UART_S1_FE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5051 #define UART_S1_FE_SHIFT 1
gustavatmel 1:9c5af431a1f1 5052 #define UART_S1_NF_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5053 #define UART_S1_NF_SHIFT 2
gustavatmel 1:9c5af431a1f1 5054 #define UART_S1_OR_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5055 #define UART_S1_OR_SHIFT 3
gustavatmel 1:9c5af431a1f1 5056 #define UART_S1_IDLE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5057 #define UART_S1_IDLE_SHIFT 4
gustavatmel 1:9c5af431a1f1 5058 #define UART_S1_RDRF_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5059 #define UART_S1_RDRF_SHIFT 5
gustavatmel 1:9c5af431a1f1 5060 #define UART_S1_TC_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5061 #define UART_S1_TC_SHIFT 6
gustavatmel 1:9c5af431a1f1 5062 #define UART_S1_TDRE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5063 #define UART_S1_TDRE_SHIFT 7
gustavatmel 1:9c5af431a1f1 5064 /* S2 Bit Fields */
gustavatmel 1:9c5af431a1f1 5065 #define UART_S2_RAF_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5066 #define UART_S2_RAF_SHIFT 0
gustavatmel 1:9c5af431a1f1 5067 #define UART_S2_LBKDE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5068 #define UART_S2_LBKDE_SHIFT 1
gustavatmel 1:9c5af431a1f1 5069 #define UART_S2_BRK13_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5070 #define UART_S2_BRK13_SHIFT 2
gustavatmel 1:9c5af431a1f1 5071 #define UART_S2_RWUID_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5072 #define UART_S2_RWUID_SHIFT 3
gustavatmel 1:9c5af431a1f1 5073 #define UART_S2_RXINV_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5074 #define UART_S2_RXINV_SHIFT 4
gustavatmel 1:9c5af431a1f1 5075 #define UART_S2_MSBF_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5076 #define UART_S2_MSBF_SHIFT 5
gustavatmel 1:9c5af431a1f1 5077 #define UART_S2_RXEDGIF_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5078 #define UART_S2_RXEDGIF_SHIFT 6
gustavatmel 1:9c5af431a1f1 5079 #define UART_S2_LBKDIF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5080 #define UART_S2_LBKDIF_SHIFT 7
gustavatmel 1:9c5af431a1f1 5081 /* C3 Bit Fields */
gustavatmel 1:9c5af431a1f1 5082 #define UART_C3_PEIE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5083 #define UART_C3_PEIE_SHIFT 0
gustavatmel 1:9c5af431a1f1 5084 #define UART_C3_FEIE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5085 #define UART_C3_FEIE_SHIFT 1
gustavatmel 1:9c5af431a1f1 5086 #define UART_C3_NEIE_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5087 #define UART_C3_NEIE_SHIFT 2
gustavatmel 1:9c5af431a1f1 5088 #define UART_C3_ORIE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5089 #define UART_C3_ORIE_SHIFT 3
gustavatmel 1:9c5af431a1f1 5090 #define UART_C3_TXINV_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5091 #define UART_C3_TXINV_SHIFT 4
gustavatmel 1:9c5af431a1f1 5092 #define UART_C3_TXDIR_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5093 #define UART_C3_TXDIR_SHIFT 5
gustavatmel 1:9c5af431a1f1 5094 #define UART_C3_T8_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5095 #define UART_C3_T8_SHIFT 6
gustavatmel 1:9c5af431a1f1 5096 #define UART_C3_R8_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5097 #define UART_C3_R8_SHIFT 7
gustavatmel 1:9c5af431a1f1 5098 /* D Bit Fields */
gustavatmel 1:9c5af431a1f1 5099 #define UART_D_RT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5100 #define UART_D_RT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5101 #define UART_D_RT(x) (((uint8_t)(((uint8_t)(x))<<UART_D_RT_SHIFT))&UART_D_RT_MASK)
gustavatmel 1:9c5af431a1f1 5102 /* MA1 Bit Fields */
gustavatmel 1:9c5af431a1f1 5103 #define UART_MA1_MA_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5104 #define UART_MA1_MA_SHIFT 0
gustavatmel 1:9c5af431a1f1 5105 #define UART_MA1_MA(x) (((uint8_t)(((uint8_t)(x))<<UART_MA1_MA_SHIFT))&UART_MA1_MA_MASK)
gustavatmel 1:9c5af431a1f1 5106 /* MA2 Bit Fields */
gustavatmel 1:9c5af431a1f1 5107 #define UART_MA2_MA_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5108 #define UART_MA2_MA_SHIFT 0
gustavatmel 1:9c5af431a1f1 5109 #define UART_MA2_MA(x) (((uint8_t)(((uint8_t)(x))<<UART_MA2_MA_SHIFT))&UART_MA2_MA_MASK)
gustavatmel 1:9c5af431a1f1 5110 /* C4 Bit Fields */
gustavatmel 1:9c5af431a1f1 5111 #define UART_C4_BRFA_MASK 0x1Fu
gustavatmel 1:9c5af431a1f1 5112 #define UART_C4_BRFA_SHIFT 0
gustavatmel 1:9c5af431a1f1 5113 #define UART_C4_BRFA(x) (((uint8_t)(((uint8_t)(x))<<UART_C4_BRFA_SHIFT))&UART_C4_BRFA_MASK)
gustavatmel 1:9c5af431a1f1 5114 #define UART_C4_M10_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5115 #define UART_C4_M10_SHIFT 5
gustavatmel 1:9c5af431a1f1 5116 #define UART_C4_MAEN2_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5117 #define UART_C4_MAEN2_SHIFT 6
gustavatmel 1:9c5af431a1f1 5118 #define UART_C4_MAEN1_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5119 #define UART_C4_MAEN1_SHIFT 7
gustavatmel 1:9c5af431a1f1 5120 /* C5 Bit Fields */
gustavatmel 1:9c5af431a1f1 5121 #define UART_C5_RDMAS_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5122 #define UART_C5_RDMAS_SHIFT 5
gustavatmel 1:9c5af431a1f1 5123 #define UART_C5_TDMAS_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5124 #define UART_C5_TDMAS_SHIFT 7
gustavatmel 1:9c5af431a1f1 5125 /* ED Bit Fields */
gustavatmel 1:9c5af431a1f1 5126 #define UART_ED_PARITYE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5127 #define UART_ED_PARITYE_SHIFT 6
gustavatmel 1:9c5af431a1f1 5128 #define UART_ED_NOISY_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5129 #define UART_ED_NOISY_SHIFT 7
gustavatmel 1:9c5af431a1f1 5130 /* MODEM Bit Fields */
gustavatmel 1:9c5af431a1f1 5131 #define UART_MODEM_TXCTSE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5132 #define UART_MODEM_TXCTSE_SHIFT 0
gustavatmel 1:9c5af431a1f1 5133 #define UART_MODEM_TXRTSE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5134 #define UART_MODEM_TXRTSE_SHIFT 1
gustavatmel 1:9c5af431a1f1 5135 #define UART_MODEM_TXRTSPOL_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5136 #define UART_MODEM_TXRTSPOL_SHIFT 2
gustavatmel 1:9c5af431a1f1 5137 #define UART_MODEM_RXRTSE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5138 #define UART_MODEM_RXRTSE_SHIFT 3
gustavatmel 1:9c5af431a1f1 5139 /* IR Bit Fields */
gustavatmel 1:9c5af431a1f1 5140 #define UART_IR_TNP_MASK 0x3u
gustavatmel 1:9c5af431a1f1 5141 #define UART_IR_TNP_SHIFT 0
gustavatmel 1:9c5af431a1f1 5142 #define UART_IR_TNP(x) (((uint8_t)(((uint8_t)(x))<<UART_IR_TNP_SHIFT))&UART_IR_TNP_MASK)
gustavatmel 1:9c5af431a1f1 5143 #define UART_IR_IREN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5144 #define UART_IR_IREN_SHIFT 2
gustavatmel 1:9c5af431a1f1 5145 /* PFIFO Bit Fields */
gustavatmel 1:9c5af431a1f1 5146 #define UART_PFIFO_RXFIFOSIZE_MASK 0x7u
gustavatmel 1:9c5af431a1f1 5147 #define UART_PFIFO_RXFIFOSIZE_SHIFT 0
gustavatmel 1:9c5af431a1f1 5148 #define UART_PFIFO_RXFIFOSIZE(x) (((uint8_t)(((uint8_t)(x))<<UART_PFIFO_RXFIFOSIZE_SHIFT))&UART_PFIFO_RXFIFOSIZE_MASK)
gustavatmel 1:9c5af431a1f1 5149 #define UART_PFIFO_RXFE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5150 #define UART_PFIFO_RXFE_SHIFT 3
gustavatmel 1:9c5af431a1f1 5151 #define UART_PFIFO_TXFIFOSIZE_MASK 0x70u
gustavatmel 1:9c5af431a1f1 5152 #define UART_PFIFO_TXFIFOSIZE_SHIFT 4
gustavatmel 1:9c5af431a1f1 5153 #define UART_PFIFO_TXFIFOSIZE(x) (((uint8_t)(((uint8_t)(x))<<UART_PFIFO_TXFIFOSIZE_SHIFT))&UART_PFIFO_TXFIFOSIZE_MASK)
gustavatmel 1:9c5af431a1f1 5154 #define UART_PFIFO_TXFE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5155 #define UART_PFIFO_TXFE_SHIFT 7
gustavatmel 1:9c5af431a1f1 5156 /* CFIFO Bit Fields */
gustavatmel 1:9c5af431a1f1 5157 #define UART_CFIFO_RXUFE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5158 #define UART_CFIFO_RXUFE_SHIFT 0
gustavatmel 1:9c5af431a1f1 5159 #define UART_CFIFO_TXOFE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5160 #define UART_CFIFO_TXOFE_SHIFT 1
gustavatmel 1:9c5af431a1f1 5161 #define UART_CFIFO_RXFLUSH_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5162 #define UART_CFIFO_RXFLUSH_SHIFT 6
gustavatmel 1:9c5af431a1f1 5163 #define UART_CFIFO_TXFLUSH_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5164 #define UART_CFIFO_TXFLUSH_SHIFT 7
gustavatmel 1:9c5af431a1f1 5165 /* SFIFO Bit Fields */
gustavatmel 1:9c5af431a1f1 5166 #define UART_SFIFO_RXUF_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5167 #define UART_SFIFO_RXUF_SHIFT 0
gustavatmel 1:9c5af431a1f1 5168 #define UART_SFIFO_TXOF_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5169 #define UART_SFIFO_TXOF_SHIFT 1
gustavatmel 1:9c5af431a1f1 5170 #define UART_SFIFO_RXEMPT_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5171 #define UART_SFIFO_RXEMPT_SHIFT 6
gustavatmel 1:9c5af431a1f1 5172 #define UART_SFIFO_TXEMPT_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5173 #define UART_SFIFO_TXEMPT_SHIFT 7
gustavatmel 1:9c5af431a1f1 5174 /* TWFIFO Bit Fields */
gustavatmel 1:9c5af431a1f1 5175 #define UART_TWFIFO_TXWATER_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5176 #define UART_TWFIFO_TXWATER_SHIFT 0
gustavatmel 1:9c5af431a1f1 5177 #define UART_TWFIFO_TXWATER(x) (((uint8_t)(((uint8_t)(x))<<UART_TWFIFO_TXWATER_SHIFT))&UART_TWFIFO_TXWATER_MASK)
gustavatmel 1:9c5af431a1f1 5178 /* TCFIFO Bit Fields */
gustavatmel 1:9c5af431a1f1 5179 #define UART_TCFIFO_TXCOUNT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5180 #define UART_TCFIFO_TXCOUNT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5181 #define UART_TCFIFO_TXCOUNT(x) (((uint8_t)(((uint8_t)(x))<<UART_TCFIFO_TXCOUNT_SHIFT))&UART_TCFIFO_TXCOUNT_MASK)
gustavatmel 1:9c5af431a1f1 5182 /* RWFIFO Bit Fields */
gustavatmel 1:9c5af431a1f1 5183 #define UART_RWFIFO_RXWATER_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5184 #define UART_RWFIFO_RXWATER_SHIFT 0
gustavatmel 1:9c5af431a1f1 5185 #define UART_RWFIFO_RXWATER(x) (((uint8_t)(((uint8_t)(x))<<UART_RWFIFO_RXWATER_SHIFT))&UART_RWFIFO_RXWATER_MASK)
gustavatmel 1:9c5af431a1f1 5186 /* RCFIFO Bit Fields */
gustavatmel 1:9c5af431a1f1 5187 #define UART_RCFIFO_RXCOUNT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5188 #define UART_RCFIFO_RXCOUNT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5189 #define UART_RCFIFO_RXCOUNT(x) (((uint8_t)(((uint8_t)(x))<<UART_RCFIFO_RXCOUNT_SHIFT))&UART_RCFIFO_RXCOUNT_MASK)
gustavatmel 1:9c5af431a1f1 5190 /* C7816 Bit Fields */
gustavatmel 1:9c5af431a1f1 5191 #define UART_C7816_ISO_7816E_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5192 #define UART_C7816_ISO_7816E_SHIFT 0
gustavatmel 1:9c5af431a1f1 5193 #define UART_C7816_TTYPE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5194 #define UART_C7816_TTYPE_SHIFT 1
gustavatmel 1:9c5af431a1f1 5195 #define UART_C7816_INIT_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5196 #define UART_C7816_INIT_SHIFT 2
gustavatmel 1:9c5af431a1f1 5197 #define UART_C7816_ANACK_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5198 #define UART_C7816_ANACK_SHIFT 3
gustavatmel 1:9c5af431a1f1 5199 #define UART_C7816_ONACK_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5200 #define UART_C7816_ONACK_SHIFT 4
gustavatmel 1:9c5af431a1f1 5201 /* IE7816 Bit Fields */
gustavatmel 1:9c5af431a1f1 5202 #define UART_IE7816_RXTE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5203 #define UART_IE7816_RXTE_SHIFT 0
gustavatmel 1:9c5af431a1f1 5204 #define UART_IE7816_TXTE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5205 #define UART_IE7816_TXTE_SHIFT 1
gustavatmel 1:9c5af431a1f1 5206 #define UART_IE7816_GTVE_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5207 #define UART_IE7816_GTVE_SHIFT 2
gustavatmel 1:9c5af431a1f1 5208 #define UART_IE7816_INITDE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5209 #define UART_IE7816_INITDE_SHIFT 4
gustavatmel 1:9c5af431a1f1 5210 #define UART_IE7816_BWTE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5211 #define UART_IE7816_BWTE_SHIFT 5
gustavatmel 1:9c5af431a1f1 5212 #define UART_IE7816_CWTE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5213 #define UART_IE7816_CWTE_SHIFT 6
gustavatmel 1:9c5af431a1f1 5214 #define UART_IE7816_WTE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5215 #define UART_IE7816_WTE_SHIFT 7
gustavatmel 1:9c5af431a1f1 5216 /* IS7816 Bit Fields */
gustavatmel 1:9c5af431a1f1 5217 #define UART_IS7816_RXT_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5218 #define UART_IS7816_RXT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5219 #define UART_IS7816_TXT_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5220 #define UART_IS7816_TXT_SHIFT 1
gustavatmel 1:9c5af431a1f1 5221 #define UART_IS7816_GTV_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5222 #define UART_IS7816_GTV_SHIFT 2
gustavatmel 1:9c5af431a1f1 5223 #define UART_IS7816_INITD_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5224 #define UART_IS7816_INITD_SHIFT 4
gustavatmel 1:9c5af431a1f1 5225 #define UART_IS7816_BWT_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5226 #define UART_IS7816_BWT_SHIFT 5
gustavatmel 1:9c5af431a1f1 5227 #define UART_IS7816_CWT_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5228 #define UART_IS7816_CWT_SHIFT 6
gustavatmel 1:9c5af431a1f1 5229 #define UART_IS7816_WT_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5230 #define UART_IS7816_WT_SHIFT 7
gustavatmel 1:9c5af431a1f1 5231 /* WP7816_T_TYPE0 Bit Fields */
gustavatmel 1:9c5af431a1f1 5232 #define UART_WP7816_T_TYPE0_WI_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5233 #define UART_WP7816_T_TYPE0_WI_SHIFT 0
gustavatmel 1:9c5af431a1f1 5234 #define UART_WP7816_T_TYPE0_WI(x) (((uint8_t)(((uint8_t)(x))<<UART_WP7816_T_TYPE0_WI_SHIFT))&UART_WP7816_T_TYPE0_WI_MASK)
gustavatmel 1:9c5af431a1f1 5235 /* WP7816_T_TYPE1 Bit Fields */
gustavatmel 1:9c5af431a1f1 5236 #define UART_WP7816_T_TYPE1_BWI_MASK 0xFu
gustavatmel 1:9c5af431a1f1 5237 #define UART_WP7816_T_TYPE1_BWI_SHIFT 0
gustavatmel 1:9c5af431a1f1 5238 #define UART_WP7816_T_TYPE1_BWI(x) (((uint8_t)(((uint8_t)(x))<<UART_WP7816_T_TYPE1_BWI_SHIFT))&UART_WP7816_T_TYPE1_BWI_MASK)
gustavatmel 1:9c5af431a1f1 5239 #define UART_WP7816_T_TYPE1_CWI_MASK 0xF0u
gustavatmel 1:9c5af431a1f1 5240 #define UART_WP7816_T_TYPE1_CWI_SHIFT 4
gustavatmel 1:9c5af431a1f1 5241 #define UART_WP7816_T_TYPE1_CWI(x) (((uint8_t)(((uint8_t)(x))<<UART_WP7816_T_TYPE1_CWI_SHIFT))&UART_WP7816_T_TYPE1_CWI_MASK)
gustavatmel 1:9c5af431a1f1 5242 /* WN7816 Bit Fields */
gustavatmel 1:9c5af431a1f1 5243 #define UART_WN7816_GTN_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5244 #define UART_WN7816_GTN_SHIFT 0
gustavatmel 1:9c5af431a1f1 5245 #define UART_WN7816_GTN(x) (((uint8_t)(((uint8_t)(x))<<UART_WN7816_GTN_SHIFT))&UART_WN7816_GTN_MASK)
gustavatmel 1:9c5af431a1f1 5246 /* WF7816 Bit Fields */
gustavatmel 1:9c5af431a1f1 5247 #define UART_WF7816_GTFD_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5248 #define UART_WF7816_GTFD_SHIFT 0
gustavatmel 1:9c5af431a1f1 5249 #define UART_WF7816_GTFD(x) (((uint8_t)(((uint8_t)(x))<<UART_WF7816_GTFD_SHIFT))&UART_WF7816_GTFD_MASK)
gustavatmel 1:9c5af431a1f1 5250 /* ET7816 Bit Fields */
gustavatmel 1:9c5af431a1f1 5251 #define UART_ET7816_RXTHRESHOLD_MASK 0xFu
gustavatmel 1:9c5af431a1f1 5252 #define UART_ET7816_RXTHRESHOLD_SHIFT 0
gustavatmel 1:9c5af431a1f1 5253 #define UART_ET7816_RXTHRESHOLD(x) (((uint8_t)(((uint8_t)(x))<<UART_ET7816_RXTHRESHOLD_SHIFT))&UART_ET7816_RXTHRESHOLD_MASK)
gustavatmel 1:9c5af431a1f1 5254 #define UART_ET7816_TXTHRESHOLD_MASK 0xF0u
gustavatmel 1:9c5af431a1f1 5255 #define UART_ET7816_TXTHRESHOLD_SHIFT 4
gustavatmel 1:9c5af431a1f1 5256 #define UART_ET7816_TXTHRESHOLD(x) (((uint8_t)(((uint8_t)(x))<<UART_ET7816_TXTHRESHOLD_SHIFT))&UART_ET7816_TXTHRESHOLD_MASK)
gustavatmel 1:9c5af431a1f1 5257 /* TL7816 Bit Fields */
gustavatmel 1:9c5af431a1f1 5258 #define UART_TL7816_TLEN_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5259 #define UART_TL7816_TLEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 5260 #define UART_TL7816_TLEN(x) (((uint8_t)(((uint8_t)(x))<<UART_TL7816_TLEN_SHIFT))&UART_TL7816_TLEN_MASK)
gustavatmel 1:9c5af431a1f1 5261 /* C6 Bit Fields */
gustavatmel 1:9c5af431a1f1 5262 #define UART_C6_CP_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5263 #define UART_C6_CP_SHIFT 4
gustavatmel 1:9c5af431a1f1 5264 #define UART_C6_CE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5265 #define UART_C6_CE_SHIFT 5
gustavatmel 1:9c5af431a1f1 5266 #define UART_C6_TX709_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5267 #define UART_C6_TX709_SHIFT 6
gustavatmel 1:9c5af431a1f1 5268 #define UART_C6_EN709_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5269 #define UART_C6_EN709_SHIFT 7
gustavatmel 1:9c5af431a1f1 5270 /* PCTH Bit Fields */
gustavatmel 1:9c5af431a1f1 5271 #define UART_PCTH_PCTH_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5272 #define UART_PCTH_PCTH_SHIFT 0
gustavatmel 1:9c5af431a1f1 5273 #define UART_PCTH_PCTH(x) (((uint8_t)(((uint8_t)(x))<<UART_PCTH_PCTH_SHIFT))&UART_PCTH_PCTH_MASK)
gustavatmel 1:9c5af431a1f1 5274 /* PCTL Bit Fields */
gustavatmel 1:9c5af431a1f1 5275 #define UART_PCTL_PCTL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5276 #define UART_PCTL_PCTL_SHIFT 0
gustavatmel 1:9c5af431a1f1 5277 #define UART_PCTL_PCTL(x) (((uint8_t)(((uint8_t)(x))<<UART_PCTL_PCTL_SHIFT))&UART_PCTL_PCTL_MASK)
gustavatmel 1:9c5af431a1f1 5278 /* B1T Bit Fields */
gustavatmel 1:9c5af431a1f1 5279 #define UART_B1T_B1T_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5280 #define UART_B1T_B1T_SHIFT 0
gustavatmel 1:9c5af431a1f1 5281 #define UART_B1T_B1T(x) (((uint8_t)(((uint8_t)(x))<<UART_B1T_B1T_SHIFT))&UART_B1T_B1T_MASK)
gustavatmel 1:9c5af431a1f1 5282 /* SDTH Bit Fields */
gustavatmel 1:9c5af431a1f1 5283 #define UART_SDTH_SDTH_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5284 #define UART_SDTH_SDTH_SHIFT 0
gustavatmel 1:9c5af431a1f1 5285 #define UART_SDTH_SDTH(x) (((uint8_t)(((uint8_t)(x))<<UART_SDTH_SDTH_SHIFT))&UART_SDTH_SDTH_MASK)
gustavatmel 1:9c5af431a1f1 5286 /* SDTL Bit Fields */
gustavatmel 1:9c5af431a1f1 5287 #define UART_SDTL_SDTL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5288 #define UART_SDTL_SDTL_SHIFT 0
gustavatmel 1:9c5af431a1f1 5289 #define UART_SDTL_SDTL(x) (((uint8_t)(((uint8_t)(x))<<UART_SDTL_SDTL_SHIFT))&UART_SDTL_SDTL_MASK)
gustavatmel 1:9c5af431a1f1 5290 /* PRE Bit Fields */
gustavatmel 1:9c5af431a1f1 5291 #define UART_PRE_PREAMBLE_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5292 #define UART_PRE_PREAMBLE_SHIFT 0
gustavatmel 1:9c5af431a1f1 5293 #define UART_PRE_PREAMBLE(x) (((uint8_t)(((uint8_t)(x))<<UART_PRE_PREAMBLE_SHIFT))&UART_PRE_PREAMBLE_MASK)
gustavatmel 1:9c5af431a1f1 5294 /* TPL Bit Fields */
gustavatmel 1:9c5af431a1f1 5295 #define UART_TPL_TPL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5296 #define UART_TPL_TPL_SHIFT 0
gustavatmel 1:9c5af431a1f1 5297 #define UART_TPL_TPL(x) (((uint8_t)(((uint8_t)(x))<<UART_TPL_TPL_SHIFT))&UART_TPL_TPL_MASK)
gustavatmel 1:9c5af431a1f1 5298 /* IE Bit Fields */
gustavatmel 1:9c5af431a1f1 5299 #define UART_IE_TXFIE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5300 #define UART_IE_TXFIE_SHIFT 0
gustavatmel 1:9c5af431a1f1 5301 #define UART_IE_PSIE_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5302 #define UART_IE_PSIE_SHIFT 1
gustavatmel 1:9c5af431a1f1 5303 #define UART_IE_PCTEIE_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5304 #define UART_IE_PCTEIE_SHIFT 2
gustavatmel 1:9c5af431a1f1 5305 #define UART_IE_PTXIE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5306 #define UART_IE_PTXIE_SHIFT 3
gustavatmel 1:9c5af431a1f1 5307 #define UART_IE_PRXIE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5308 #define UART_IE_PRXIE_SHIFT 4
gustavatmel 1:9c5af431a1f1 5309 #define UART_IE_ISDIE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5310 #define UART_IE_ISDIE_SHIFT 5
gustavatmel 1:9c5af431a1f1 5311 #define UART_IE_WBEIE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5312 #define UART_IE_WBEIE_SHIFT 6
gustavatmel 1:9c5af431a1f1 5313 /* WB Bit Fields */
gustavatmel 1:9c5af431a1f1 5314 #define UART_WB_WBASE_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5315 #define UART_WB_WBASE_SHIFT 0
gustavatmel 1:9c5af431a1f1 5316 #define UART_WB_WBASE(x) (((uint8_t)(((uint8_t)(x))<<UART_WB_WBASE_SHIFT))&UART_WB_WBASE_MASK)
gustavatmel 1:9c5af431a1f1 5317 /* S3 Bit Fields */
gustavatmel 1:9c5af431a1f1 5318 #define UART_S3_TXFF_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5319 #define UART_S3_TXFF_SHIFT 0
gustavatmel 1:9c5af431a1f1 5320 #define UART_S3_PSF_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5321 #define UART_S3_PSF_SHIFT 1
gustavatmel 1:9c5af431a1f1 5322 #define UART_S3_PCTEF_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5323 #define UART_S3_PCTEF_SHIFT 2
gustavatmel 1:9c5af431a1f1 5324 #define UART_S3_PTXF_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5325 #define UART_S3_PTXF_SHIFT 3
gustavatmel 1:9c5af431a1f1 5326 #define UART_S3_PRXF_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5327 #define UART_S3_PRXF_SHIFT 4
gustavatmel 1:9c5af431a1f1 5328 #define UART_S3_ISD_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5329 #define UART_S3_ISD_SHIFT 5
gustavatmel 1:9c5af431a1f1 5330 #define UART_S3_WBEF_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5331 #define UART_S3_WBEF_SHIFT 6
gustavatmel 1:9c5af431a1f1 5332 #define UART_S3_PEF_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5333 #define UART_S3_PEF_SHIFT 7
gustavatmel 1:9c5af431a1f1 5334 /* S4 Bit Fields */
gustavatmel 1:9c5af431a1f1 5335 #define UART_S4_FE_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5336 #define UART_S4_FE_SHIFT 0
gustavatmel 1:9c5af431a1f1 5337 #define UART_S4_ILCV_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5338 #define UART_S4_ILCV_SHIFT 1
gustavatmel 1:9c5af431a1f1 5339 #define UART_S4_CDET_MASK 0xCu
gustavatmel 1:9c5af431a1f1 5340 #define UART_S4_CDET_SHIFT 2
gustavatmel 1:9c5af431a1f1 5341 #define UART_S4_CDET(x) (((uint8_t)(((uint8_t)(x))<<UART_S4_CDET_SHIFT))&UART_S4_CDET_MASK)
gustavatmel 1:9c5af431a1f1 5342 #define UART_S4_INITF_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5343 #define UART_S4_INITF_SHIFT 4
gustavatmel 1:9c5af431a1f1 5344 /* RPL Bit Fields */
gustavatmel 1:9c5af431a1f1 5345 #define UART_RPL_RPL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5346 #define UART_RPL_RPL_SHIFT 0
gustavatmel 1:9c5af431a1f1 5347 #define UART_RPL_RPL(x) (((uint8_t)(((uint8_t)(x))<<UART_RPL_RPL_SHIFT))&UART_RPL_RPL_MASK)
gustavatmel 1:9c5af431a1f1 5348 /* RPREL Bit Fields */
gustavatmel 1:9c5af431a1f1 5349 #define UART_RPREL_RPREL_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5350 #define UART_RPREL_RPREL_SHIFT 0
gustavatmel 1:9c5af431a1f1 5351 #define UART_RPREL_RPREL(x) (((uint8_t)(((uint8_t)(x))<<UART_RPREL_RPREL_SHIFT))&UART_RPREL_RPREL_MASK)
gustavatmel 1:9c5af431a1f1 5352 /* CPW Bit Fields */
gustavatmel 1:9c5af431a1f1 5353 #define UART_CPW_CPW_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5354 #define UART_CPW_CPW_SHIFT 0
gustavatmel 1:9c5af431a1f1 5355 #define UART_CPW_CPW(x) (((uint8_t)(((uint8_t)(x))<<UART_CPW_CPW_SHIFT))&UART_CPW_CPW_MASK)
gustavatmel 1:9c5af431a1f1 5356 /* RIDT Bit Fields */
gustavatmel 1:9c5af431a1f1 5357 #define UART_RIDT_RIDT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5358 #define UART_RIDT_RIDT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5359 #define UART_RIDT_RIDT(x) (((uint8_t)(((uint8_t)(x))<<UART_RIDT_RIDT_SHIFT))&UART_RIDT_RIDT_MASK)
gustavatmel 1:9c5af431a1f1 5360 /* TIDT Bit Fields */
gustavatmel 1:9c5af431a1f1 5361 #define UART_TIDT_TIDT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5362 #define UART_TIDT_TIDT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5363 #define UART_TIDT_TIDT(x) (((uint8_t)(((uint8_t)(x))<<UART_TIDT_TIDT_SHIFT))&UART_TIDT_TIDT_MASK)
gustavatmel 1:9c5af431a1f1 5364
gustavatmel 1:9c5af431a1f1 5365 /**
gustavatmel 1:9c5af431a1f1 5366 * @}
gustavatmel 1:9c5af431a1f1 5367 */ /* end of group UART_Register_Masks */
gustavatmel 1:9c5af431a1f1 5368
gustavatmel 1:9c5af431a1f1 5369
gustavatmel 1:9c5af431a1f1 5370 /* UART - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 5371 /** Peripheral UART0 base address */
gustavatmel 1:9c5af431a1f1 5372 #define UART0_BASE (0x4006A000u)
gustavatmel 1:9c5af431a1f1 5373 /** Peripheral UART0 base pointer */
gustavatmel 1:9c5af431a1f1 5374 #define UART0 ((UART_Type *)UART0_BASE)
gustavatmel 1:9c5af431a1f1 5375 /** Peripheral UART1 base address */
gustavatmel 1:9c5af431a1f1 5376 #define UART1_BASE (0x4006B000u)
gustavatmel 1:9c5af431a1f1 5377 /** Peripheral UART1 base pointer */
gustavatmel 1:9c5af431a1f1 5378 #define UART1 ((UART_Type *)UART1_BASE)
gustavatmel 1:9c5af431a1f1 5379 /** Peripheral UART2 base address */
gustavatmel 1:9c5af431a1f1 5380 #define UART2_BASE (0x4006C000u)
gustavatmel 1:9c5af431a1f1 5381 /** Peripheral UART2 base pointer */
gustavatmel 1:9c5af431a1f1 5382 #define UART2 ((UART_Type *)UART2_BASE)
gustavatmel 1:9c5af431a1f1 5383
gustavatmel 1:9c5af431a1f1 5384 /**
gustavatmel 1:9c5af431a1f1 5385 * @}
gustavatmel 1:9c5af431a1f1 5386 */ /* end of group UART_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 5387
gustavatmel 1:9c5af431a1f1 5388
gustavatmel 1:9c5af431a1f1 5389 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 5390 -- USB Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 5391 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 5392
gustavatmel 1:9c5af431a1f1 5393 /**
gustavatmel 1:9c5af431a1f1 5394 * @addtogroup USB_Peripheral_Access_Layer USB Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 5395 * @{
gustavatmel 1:9c5af431a1f1 5396 */
gustavatmel 1:9c5af431a1f1 5397
gustavatmel 1:9c5af431a1f1 5398 /** USB - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 5399 typedef struct {
gustavatmel 1:9c5af431a1f1 5400 __I uint8_t PERID; /**< Peripheral ID Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 5401 uint8_t RESERVED_0[3];
gustavatmel 1:9c5af431a1f1 5402 __I uint8_t IDCOMP; /**< Peripheral ID Complement Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 5403 uint8_t RESERVED_1[3];
gustavatmel 1:9c5af431a1f1 5404 __I uint8_t REV; /**< Peripheral Revision Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 5405 uint8_t RESERVED_2[3];
gustavatmel 1:9c5af431a1f1 5406 __I uint8_t ADDINFO; /**< Peripheral Additional Info Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 5407 uint8_t RESERVED_3[3];
gustavatmel 1:9c5af431a1f1 5408 __IO uint8_t OTGISTAT; /**< OTG Interrupt Status Register, offset: 0x10 */
gustavatmel 1:9c5af431a1f1 5409 uint8_t RESERVED_4[3];
gustavatmel 1:9c5af431a1f1 5410 __IO uint8_t OTGICR; /**< OTG Interrupt Control Register, offset: 0x14 */
gustavatmel 1:9c5af431a1f1 5411 uint8_t RESERVED_5[3];
gustavatmel 1:9c5af431a1f1 5412 __IO uint8_t OTGSTAT; /**< OTG Status Register, offset: 0x18 */
gustavatmel 1:9c5af431a1f1 5413 uint8_t RESERVED_6[3];
gustavatmel 1:9c5af431a1f1 5414 __IO uint8_t OTGCTL; /**< OTG Control Register, offset: 0x1C */
gustavatmel 1:9c5af431a1f1 5415 uint8_t RESERVED_7[99];
gustavatmel 1:9c5af431a1f1 5416 __IO uint8_t ISTAT; /**< Interrupt Status Register, offset: 0x80 */
gustavatmel 1:9c5af431a1f1 5417 uint8_t RESERVED_8[3];
gustavatmel 1:9c5af431a1f1 5418 __IO uint8_t INTEN; /**< Interrupt Enable Register, offset: 0x84 */
gustavatmel 1:9c5af431a1f1 5419 uint8_t RESERVED_9[3];
gustavatmel 1:9c5af431a1f1 5420 __IO uint8_t ERRSTAT; /**< Error Interrupt Status Register, offset: 0x88 */
gustavatmel 1:9c5af431a1f1 5421 uint8_t RESERVED_10[3];
gustavatmel 1:9c5af431a1f1 5422 __IO uint8_t ERREN; /**< Error Interrupt Enable Register, offset: 0x8C */
gustavatmel 1:9c5af431a1f1 5423 uint8_t RESERVED_11[3];
gustavatmel 1:9c5af431a1f1 5424 __I uint8_t STAT; /**< Status Register, offset: 0x90 */
gustavatmel 1:9c5af431a1f1 5425 uint8_t RESERVED_12[3];
gustavatmel 1:9c5af431a1f1 5426 __IO uint8_t CTL; /**< Control Register, offset: 0x94 */
gustavatmel 1:9c5af431a1f1 5427 uint8_t RESERVED_13[3];
gustavatmel 1:9c5af431a1f1 5428 __IO uint8_t ADDR; /**< Address Register, offset: 0x98 */
gustavatmel 1:9c5af431a1f1 5429 uint8_t RESERVED_14[3];
gustavatmel 1:9c5af431a1f1 5430 __IO uint8_t BDTPAGE1; /**< BDT Page Register 1, offset: 0x9C */
gustavatmel 1:9c5af431a1f1 5431 uint8_t RESERVED_15[3];
gustavatmel 1:9c5af431a1f1 5432 __IO uint8_t FRMNUML; /**< Frame Number Register Low, offset: 0xA0 */
gustavatmel 1:9c5af431a1f1 5433 uint8_t RESERVED_16[3];
gustavatmel 1:9c5af431a1f1 5434 __IO uint8_t FRMNUMH; /**< Frame Number Register High, offset: 0xA4 */
gustavatmel 1:9c5af431a1f1 5435 uint8_t RESERVED_17[3];
gustavatmel 1:9c5af431a1f1 5436 __IO uint8_t TOKEN; /**< Token Register, offset: 0xA8 */
gustavatmel 1:9c5af431a1f1 5437 uint8_t RESERVED_18[3];
gustavatmel 1:9c5af431a1f1 5438 __IO uint8_t SOFTHLD; /**< SOF Threshold Register, offset: 0xAC */
gustavatmel 1:9c5af431a1f1 5439 uint8_t RESERVED_19[3];
gustavatmel 1:9c5af431a1f1 5440 __IO uint8_t BDTPAGE2; /**< BDT Page Register 2, offset: 0xB0 */
gustavatmel 1:9c5af431a1f1 5441 uint8_t RESERVED_20[3];
gustavatmel 1:9c5af431a1f1 5442 __IO uint8_t BDTPAGE3; /**< BDT Page Register 3, offset: 0xB4 */
gustavatmel 1:9c5af431a1f1 5443 uint8_t RESERVED_21[11];
gustavatmel 1:9c5af431a1f1 5444 struct { /* offset: 0xC0, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 5445 __IO uint8_t ENDPT; /**< Endpoint Control Register, array offset: 0xC0, array step: 0x4 */
gustavatmel 1:9c5af431a1f1 5446 uint8_t RESERVED_0[3];
gustavatmel 1:9c5af431a1f1 5447 } ENDPOINT[16];
gustavatmel 1:9c5af431a1f1 5448 __IO uint8_t USBCTRL; /**< USB Control Register, offset: 0x100 */
gustavatmel 1:9c5af431a1f1 5449 uint8_t RESERVED_22[3];
gustavatmel 1:9c5af431a1f1 5450 __I uint8_t OBSERVE; /**< USB OTG Observe Register, offset: 0x104 */
gustavatmel 1:9c5af431a1f1 5451 uint8_t RESERVED_23[3];
gustavatmel 1:9c5af431a1f1 5452 __IO uint8_t CONTROL; /**< USB OTG Control Register, offset: 0x108 */
gustavatmel 1:9c5af431a1f1 5453 uint8_t RESERVED_24[3];
gustavatmel 1:9c5af431a1f1 5454 __IO uint8_t USBTRC0; /**< USB Transceiver Control Register 0, offset: 0x10C */
gustavatmel 1:9c5af431a1f1 5455 uint8_t RESERVED_25[7];
gustavatmel 1:9c5af431a1f1 5456 __IO uint8_t USBFRMADJUST; /**< Frame Adjust Register, offset: 0x114 */
gustavatmel 1:9c5af431a1f1 5457 } USB_Type;
gustavatmel 1:9c5af431a1f1 5458
gustavatmel 1:9c5af431a1f1 5459 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 5460 -- USB Register Masks
gustavatmel 1:9c5af431a1f1 5461 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 5462
gustavatmel 1:9c5af431a1f1 5463 /**
gustavatmel 1:9c5af431a1f1 5464 * @addtogroup USB_Register_Masks USB Register Masks
gustavatmel 1:9c5af431a1f1 5465 * @{
gustavatmel 1:9c5af431a1f1 5466 */
gustavatmel 1:9c5af431a1f1 5467
gustavatmel 1:9c5af431a1f1 5468 /* PERID Bit Fields */
gustavatmel 1:9c5af431a1f1 5469 #define USB_PERID_ID_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 5470 #define USB_PERID_ID_SHIFT 0
gustavatmel 1:9c5af431a1f1 5471 #define USB_PERID_ID(x) (((uint8_t)(((uint8_t)(x))<<USB_PERID_ID_SHIFT))&USB_PERID_ID_MASK)
gustavatmel 1:9c5af431a1f1 5472 /* IDCOMP Bit Fields */
gustavatmel 1:9c5af431a1f1 5473 #define USB_IDCOMP_NID_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 5474 #define USB_IDCOMP_NID_SHIFT 0
gustavatmel 1:9c5af431a1f1 5475 #define USB_IDCOMP_NID(x) (((uint8_t)(((uint8_t)(x))<<USB_IDCOMP_NID_SHIFT))&USB_IDCOMP_NID_MASK)
gustavatmel 1:9c5af431a1f1 5476 /* REV Bit Fields */
gustavatmel 1:9c5af431a1f1 5477 #define USB_REV_REV_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5478 #define USB_REV_REV_SHIFT 0
gustavatmel 1:9c5af431a1f1 5479 #define USB_REV_REV(x) (((uint8_t)(((uint8_t)(x))<<USB_REV_REV_SHIFT))&USB_REV_REV_MASK)
gustavatmel 1:9c5af431a1f1 5480 /* ADDINFO Bit Fields */
gustavatmel 1:9c5af431a1f1 5481 #define USB_ADDINFO_IEHOST_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5482 #define USB_ADDINFO_IEHOST_SHIFT 0
gustavatmel 1:9c5af431a1f1 5483 #define USB_ADDINFO_IRQNUM_MASK 0xF8u
gustavatmel 1:9c5af431a1f1 5484 #define USB_ADDINFO_IRQNUM_SHIFT 3
gustavatmel 1:9c5af431a1f1 5485 #define USB_ADDINFO_IRQNUM(x) (((uint8_t)(((uint8_t)(x))<<USB_ADDINFO_IRQNUM_SHIFT))&USB_ADDINFO_IRQNUM_MASK)
gustavatmel 1:9c5af431a1f1 5486 /* OTGISTAT Bit Fields */
gustavatmel 1:9c5af431a1f1 5487 #define USB_OTGISTAT_AVBUSCHG_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5488 #define USB_OTGISTAT_AVBUSCHG_SHIFT 0
gustavatmel 1:9c5af431a1f1 5489 #define USB_OTGISTAT_B_SESS_CHG_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5490 #define USB_OTGISTAT_B_SESS_CHG_SHIFT 2
gustavatmel 1:9c5af431a1f1 5491 #define USB_OTGISTAT_SESSVLDCHG_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5492 #define USB_OTGISTAT_SESSVLDCHG_SHIFT 3
gustavatmel 1:9c5af431a1f1 5493 #define USB_OTGISTAT_LINE_STATE_CHG_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5494 #define USB_OTGISTAT_LINE_STATE_CHG_SHIFT 5
gustavatmel 1:9c5af431a1f1 5495 #define USB_OTGISTAT_ONEMSEC_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5496 #define USB_OTGISTAT_ONEMSEC_SHIFT 6
gustavatmel 1:9c5af431a1f1 5497 #define USB_OTGISTAT_IDCHG_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5498 #define USB_OTGISTAT_IDCHG_SHIFT 7
gustavatmel 1:9c5af431a1f1 5499 /* OTGICR Bit Fields */
gustavatmel 1:9c5af431a1f1 5500 #define USB_OTGICR_AVBUSEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5501 #define USB_OTGICR_AVBUSEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 5502 #define USB_OTGICR_BSESSEN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5503 #define USB_OTGICR_BSESSEN_SHIFT 2
gustavatmel 1:9c5af431a1f1 5504 #define USB_OTGICR_SESSVLDEN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5505 #define USB_OTGICR_SESSVLDEN_SHIFT 3
gustavatmel 1:9c5af431a1f1 5506 #define USB_OTGICR_LINESTATEEN_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5507 #define USB_OTGICR_LINESTATEEN_SHIFT 5
gustavatmel 1:9c5af431a1f1 5508 #define USB_OTGICR_ONEMSECEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5509 #define USB_OTGICR_ONEMSECEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 5510 #define USB_OTGICR_IDEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5511 #define USB_OTGICR_IDEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 5512 /* OTGSTAT Bit Fields */
gustavatmel 1:9c5af431a1f1 5513 #define USB_OTGSTAT_AVBUSVLD_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5514 #define USB_OTGSTAT_AVBUSVLD_SHIFT 0
gustavatmel 1:9c5af431a1f1 5515 #define USB_OTGSTAT_BSESSEND_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5516 #define USB_OTGSTAT_BSESSEND_SHIFT 2
gustavatmel 1:9c5af431a1f1 5517 #define USB_OTGSTAT_SESS_VLD_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5518 #define USB_OTGSTAT_SESS_VLD_SHIFT 3
gustavatmel 1:9c5af431a1f1 5519 #define USB_OTGSTAT_LINESTATESTABLE_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5520 #define USB_OTGSTAT_LINESTATESTABLE_SHIFT 5
gustavatmel 1:9c5af431a1f1 5521 #define USB_OTGSTAT_ONEMSECEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5522 #define USB_OTGSTAT_ONEMSECEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 5523 #define USB_OTGSTAT_ID_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5524 #define USB_OTGSTAT_ID_SHIFT 7
gustavatmel 1:9c5af431a1f1 5525 /* OTGCTL Bit Fields */
gustavatmel 1:9c5af431a1f1 5526 #define USB_OTGCTL_OTGEN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5527 #define USB_OTGCTL_OTGEN_SHIFT 2
gustavatmel 1:9c5af431a1f1 5528 #define USB_OTGCTL_DMLOW_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5529 #define USB_OTGCTL_DMLOW_SHIFT 4
gustavatmel 1:9c5af431a1f1 5530 #define USB_OTGCTL_DPLOW_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5531 #define USB_OTGCTL_DPLOW_SHIFT 5
gustavatmel 1:9c5af431a1f1 5532 #define USB_OTGCTL_DPHIGH_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5533 #define USB_OTGCTL_DPHIGH_SHIFT 7
gustavatmel 1:9c5af431a1f1 5534 /* ISTAT Bit Fields */
gustavatmel 1:9c5af431a1f1 5535 #define USB_ISTAT_USBRST_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5536 #define USB_ISTAT_USBRST_SHIFT 0
gustavatmel 1:9c5af431a1f1 5537 #define USB_ISTAT_ERROR_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5538 #define USB_ISTAT_ERROR_SHIFT 1
gustavatmel 1:9c5af431a1f1 5539 #define USB_ISTAT_SOFTOK_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5540 #define USB_ISTAT_SOFTOK_SHIFT 2
gustavatmel 1:9c5af431a1f1 5541 #define USB_ISTAT_TOKDNE_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5542 #define USB_ISTAT_TOKDNE_SHIFT 3
gustavatmel 1:9c5af431a1f1 5543 #define USB_ISTAT_SLEEP_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5544 #define USB_ISTAT_SLEEP_SHIFT 4
gustavatmel 1:9c5af431a1f1 5545 #define USB_ISTAT_RESUME_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5546 #define USB_ISTAT_RESUME_SHIFT 5
gustavatmel 1:9c5af431a1f1 5547 #define USB_ISTAT_ATTACH_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5548 #define USB_ISTAT_ATTACH_SHIFT 6
gustavatmel 1:9c5af431a1f1 5549 #define USB_ISTAT_STALL_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5550 #define USB_ISTAT_STALL_SHIFT 7
gustavatmel 1:9c5af431a1f1 5551 /* INTEN Bit Fields */
gustavatmel 1:9c5af431a1f1 5552 #define USB_INTEN_USBRSTEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5553 #define USB_INTEN_USBRSTEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 5554 #define USB_INTEN_ERROREN_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5555 #define USB_INTEN_ERROREN_SHIFT 1
gustavatmel 1:9c5af431a1f1 5556 #define USB_INTEN_SOFTOKEN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5557 #define USB_INTEN_SOFTOKEN_SHIFT 2
gustavatmel 1:9c5af431a1f1 5558 #define USB_INTEN_TOKDNEEN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5559 #define USB_INTEN_TOKDNEEN_SHIFT 3
gustavatmel 1:9c5af431a1f1 5560 #define USB_INTEN_SLEEPEN_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5561 #define USB_INTEN_SLEEPEN_SHIFT 4
gustavatmel 1:9c5af431a1f1 5562 #define USB_INTEN_RESUMEEN_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5563 #define USB_INTEN_RESUMEEN_SHIFT 5
gustavatmel 1:9c5af431a1f1 5564 #define USB_INTEN_ATTACHEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5565 #define USB_INTEN_ATTACHEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 5566 #define USB_INTEN_STALLEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5567 #define USB_INTEN_STALLEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 5568 /* ERRSTAT Bit Fields */
gustavatmel 1:9c5af431a1f1 5569 #define USB_ERRSTAT_PIDERR_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5570 #define USB_ERRSTAT_PIDERR_SHIFT 0
gustavatmel 1:9c5af431a1f1 5571 #define USB_ERRSTAT_CRC5EOF_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5572 #define USB_ERRSTAT_CRC5EOF_SHIFT 1
gustavatmel 1:9c5af431a1f1 5573 #define USB_ERRSTAT_CRC16_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5574 #define USB_ERRSTAT_CRC16_SHIFT 2
gustavatmel 1:9c5af431a1f1 5575 #define USB_ERRSTAT_DFN8_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5576 #define USB_ERRSTAT_DFN8_SHIFT 3
gustavatmel 1:9c5af431a1f1 5577 #define USB_ERRSTAT_BTOERR_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5578 #define USB_ERRSTAT_BTOERR_SHIFT 4
gustavatmel 1:9c5af431a1f1 5579 #define USB_ERRSTAT_DMAERR_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5580 #define USB_ERRSTAT_DMAERR_SHIFT 5
gustavatmel 1:9c5af431a1f1 5581 #define USB_ERRSTAT_BTSERR_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5582 #define USB_ERRSTAT_BTSERR_SHIFT 7
gustavatmel 1:9c5af431a1f1 5583 /* ERREN Bit Fields */
gustavatmel 1:9c5af431a1f1 5584 #define USB_ERREN_PIDERREN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5585 #define USB_ERREN_PIDERREN_SHIFT 0
gustavatmel 1:9c5af431a1f1 5586 #define USB_ERREN_CRC5EOFEN_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5587 #define USB_ERREN_CRC5EOFEN_SHIFT 1
gustavatmel 1:9c5af431a1f1 5588 #define USB_ERREN_CRC16EN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5589 #define USB_ERREN_CRC16EN_SHIFT 2
gustavatmel 1:9c5af431a1f1 5590 #define USB_ERREN_DFN8EN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5591 #define USB_ERREN_DFN8EN_SHIFT 3
gustavatmel 1:9c5af431a1f1 5592 #define USB_ERREN_BTOERREN_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5593 #define USB_ERREN_BTOERREN_SHIFT 4
gustavatmel 1:9c5af431a1f1 5594 #define USB_ERREN_DMAERREN_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5595 #define USB_ERREN_DMAERREN_SHIFT 5
gustavatmel 1:9c5af431a1f1 5596 #define USB_ERREN_BTSERREN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5597 #define USB_ERREN_BTSERREN_SHIFT 7
gustavatmel 1:9c5af431a1f1 5598 /* STAT Bit Fields */
gustavatmel 1:9c5af431a1f1 5599 #define USB_STAT_ODD_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5600 #define USB_STAT_ODD_SHIFT 2
gustavatmel 1:9c5af431a1f1 5601 #define USB_STAT_TX_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5602 #define USB_STAT_TX_SHIFT 3
gustavatmel 1:9c5af431a1f1 5603 #define USB_STAT_ENDP_MASK 0xF0u
gustavatmel 1:9c5af431a1f1 5604 #define USB_STAT_ENDP_SHIFT 4
gustavatmel 1:9c5af431a1f1 5605 #define USB_STAT_ENDP(x) (((uint8_t)(((uint8_t)(x))<<USB_STAT_ENDP_SHIFT))&USB_STAT_ENDP_MASK)
gustavatmel 1:9c5af431a1f1 5606 /* CTL Bit Fields */
gustavatmel 1:9c5af431a1f1 5607 #define USB_CTL_USBENSOFEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5608 #define USB_CTL_USBENSOFEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 5609 #define USB_CTL_ODDRST_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5610 #define USB_CTL_ODDRST_SHIFT 1
gustavatmel 1:9c5af431a1f1 5611 #define USB_CTL_RESUME_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5612 #define USB_CTL_RESUME_SHIFT 2
gustavatmel 1:9c5af431a1f1 5613 #define USB_CTL_HOSTMODEEN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5614 #define USB_CTL_HOSTMODEEN_SHIFT 3
gustavatmel 1:9c5af431a1f1 5615 #define USB_CTL_RESET_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5616 #define USB_CTL_RESET_SHIFT 4
gustavatmel 1:9c5af431a1f1 5617 #define USB_CTL_TXSUSPENDTOKENBUSY_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5618 #define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT 5
gustavatmel 1:9c5af431a1f1 5619 #define USB_CTL_SE0_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5620 #define USB_CTL_SE0_SHIFT 6
gustavatmel 1:9c5af431a1f1 5621 #define USB_CTL_JSTATE_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5622 #define USB_CTL_JSTATE_SHIFT 7
gustavatmel 1:9c5af431a1f1 5623 /* ADDR Bit Fields */
gustavatmel 1:9c5af431a1f1 5624 #define USB_ADDR_ADDR_MASK 0x7Fu
gustavatmel 1:9c5af431a1f1 5625 #define USB_ADDR_ADDR_SHIFT 0
gustavatmel 1:9c5af431a1f1 5626 #define USB_ADDR_ADDR(x) (((uint8_t)(((uint8_t)(x))<<USB_ADDR_ADDR_SHIFT))&USB_ADDR_ADDR_MASK)
gustavatmel 1:9c5af431a1f1 5627 #define USB_ADDR_LSEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5628 #define USB_ADDR_LSEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 5629 /* BDTPAGE1 Bit Fields */
gustavatmel 1:9c5af431a1f1 5630 #define USB_BDTPAGE1_BDTBA_MASK 0xFEu
gustavatmel 1:9c5af431a1f1 5631 #define USB_BDTPAGE1_BDTBA_SHIFT 1
gustavatmel 1:9c5af431a1f1 5632 #define USB_BDTPAGE1_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE1_BDTBA_SHIFT))&USB_BDTPAGE1_BDTBA_MASK)
gustavatmel 1:9c5af431a1f1 5633 /* FRMNUML Bit Fields */
gustavatmel 1:9c5af431a1f1 5634 #define USB_FRMNUML_FRM_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5635 #define USB_FRMNUML_FRM_SHIFT 0
gustavatmel 1:9c5af431a1f1 5636 #define USB_FRMNUML_FRM(x) (((uint8_t)(((uint8_t)(x))<<USB_FRMNUML_FRM_SHIFT))&USB_FRMNUML_FRM_MASK)
gustavatmel 1:9c5af431a1f1 5637 /* FRMNUMH Bit Fields */
gustavatmel 1:9c5af431a1f1 5638 #define USB_FRMNUMH_FRM_MASK 0x7u
gustavatmel 1:9c5af431a1f1 5639 #define USB_FRMNUMH_FRM_SHIFT 0
gustavatmel 1:9c5af431a1f1 5640 #define USB_FRMNUMH_FRM(x) (((uint8_t)(((uint8_t)(x))<<USB_FRMNUMH_FRM_SHIFT))&USB_FRMNUMH_FRM_MASK)
gustavatmel 1:9c5af431a1f1 5641 /* TOKEN Bit Fields */
gustavatmel 1:9c5af431a1f1 5642 #define USB_TOKEN_TOKENENDPT_MASK 0xFu
gustavatmel 1:9c5af431a1f1 5643 #define USB_TOKEN_TOKENENDPT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5644 #define USB_TOKEN_TOKENENDPT(x) (((uint8_t)(((uint8_t)(x))<<USB_TOKEN_TOKENENDPT_SHIFT))&USB_TOKEN_TOKENENDPT_MASK)
gustavatmel 1:9c5af431a1f1 5645 #define USB_TOKEN_TOKENPID_MASK 0xF0u
gustavatmel 1:9c5af431a1f1 5646 #define USB_TOKEN_TOKENPID_SHIFT 4
gustavatmel 1:9c5af431a1f1 5647 #define USB_TOKEN_TOKENPID(x) (((uint8_t)(((uint8_t)(x))<<USB_TOKEN_TOKENPID_SHIFT))&USB_TOKEN_TOKENPID_MASK)
gustavatmel 1:9c5af431a1f1 5648 /* SOFTHLD Bit Fields */
gustavatmel 1:9c5af431a1f1 5649 #define USB_SOFTHLD_CNT_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5650 #define USB_SOFTHLD_CNT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5651 #define USB_SOFTHLD_CNT(x) (((uint8_t)(((uint8_t)(x))<<USB_SOFTHLD_CNT_SHIFT))&USB_SOFTHLD_CNT_MASK)
gustavatmel 1:9c5af431a1f1 5652 /* BDTPAGE2 Bit Fields */
gustavatmel 1:9c5af431a1f1 5653 #define USB_BDTPAGE2_BDTBA_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5654 #define USB_BDTPAGE2_BDTBA_SHIFT 0
gustavatmel 1:9c5af431a1f1 5655 #define USB_BDTPAGE2_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE2_BDTBA_SHIFT))&USB_BDTPAGE2_BDTBA_MASK)
gustavatmel 1:9c5af431a1f1 5656 /* BDTPAGE3 Bit Fields */
gustavatmel 1:9c5af431a1f1 5657 #define USB_BDTPAGE3_BDTBA_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5658 #define USB_BDTPAGE3_BDTBA_SHIFT 0
gustavatmel 1:9c5af431a1f1 5659 #define USB_BDTPAGE3_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE3_BDTBA_SHIFT))&USB_BDTPAGE3_BDTBA_MASK)
gustavatmel 1:9c5af431a1f1 5660 /* ENDPT Bit Fields */
gustavatmel 1:9c5af431a1f1 5661 #define USB_ENDPT_EPHSHK_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5662 #define USB_ENDPT_EPHSHK_SHIFT 0
gustavatmel 1:9c5af431a1f1 5663 #define USB_ENDPT_EPSTALL_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5664 #define USB_ENDPT_EPSTALL_SHIFT 1
gustavatmel 1:9c5af431a1f1 5665 #define USB_ENDPT_EPTXEN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5666 #define USB_ENDPT_EPTXEN_SHIFT 2
gustavatmel 1:9c5af431a1f1 5667 #define USB_ENDPT_EPRXEN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5668 #define USB_ENDPT_EPRXEN_SHIFT 3
gustavatmel 1:9c5af431a1f1 5669 #define USB_ENDPT_EPCTLDIS_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5670 #define USB_ENDPT_EPCTLDIS_SHIFT 4
gustavatmel 1:9c5af431a1f1 5671 #define USB_ENDPT_RETRYDIS_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5672 #define USB_ENDPT_RETRYDIS_SHIFT 6
gustavatmel 1:9c5af431a1f1 5673 #define USB_ENDPT_HOSTWOHUB_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5674 #define USB_ENDPT_HOSTWOHUB_SHIFT 7
gustavatmel 1:9c5af431a1f1 5675 /* USBCTRL Bit Fields */
gustavatmel 1:9c5af431a1f1 5676 #define USB_USBCTRL_PDE_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5677 #define USB_USBCTRL_PDE_SHIFT 6
gustavatmel 1:9c5af431a1f1 5678 #define USB_USBCTRL_SUSP_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5679 #define USB_USBCTRL_SUSP_SHIFT 7
gustavatmel 1:9c5af431a1f1 5680 /* OBSERVE Bit Fields */
gustavatmel 1:9c5af431a1f1 5681 #define USB_OBSERVE_DMPD_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5682 #define USB_OBSERVE_DMPD_SHIFT 4
gustavatmel 1:9c5af431a1f1 5683 #define USB_OBSERVE_DPPD_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5684 #define USB_OBSERVE_DPPD_SHIFT 6
gustavatmel 1:9c5af431a1f1 5685 #define USB_OBSERVE_DPPU_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5686 #define USB_OBSERVE_DPPU_SHIFT 7
gustavatmel 1:9c5af431a1f1 5687 /* CONTROL Bit Fields */
gustavatmel 1:9c5af431a1f1 5688 #define USB_CONTROL_DPPULLUPNONOTG_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5689 #define USB_CONTROL_DPPULLUPNONOTG_SHIFT 4
gustavatmel 1:9c5af431a1f1 5690 /* USBTRC0 Bit Fields */
gustavatmel 1:9c5af431a1f1 5691 #define USB_USBTRC0_USB_RESUME_INT_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5692 #define USB_USBTRC0_USB_RESUME_INT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5693 #define USB_USBTRC0_SYNC_DET_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5694 #define USB_USBTRC0_SYNC_DET_SHIFT 1
gustavatmel 1:9c5af431a1f1 5695 #define USB_USBTRC0_USBRESMEN_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5696 #define USB_USBTRC0_USBRESMEN_SHIFT 5
gustavatmel 1:9c5af431a1f1 5697 #define USB_USBTRC0_USBRESET_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5698 #define USB_USBTRC0_USBRESET_SHIFT 7
gustavatmel 1:9c5af431a1f1 5699 /* USBFRMADJUST Bit Fields */
gustavatmel 1:9c5af431a1f1 5700 #define USB_USBFRMADJUST_ADJ_MASK 0xFFu
gustavatmel 1:9c5af431a1f1 5701 #define USB_USBFRMADJUST_ADJ_SHIFT 0
gustavatmel 1:9c5af431a1f1 5702 #define USB_USBFRMADJUST_ADJ(x) (((uint8_t)(((uint8_t)(x))<<USB_USBFRMADJUST_ADJ_SHIFT))&USB_USBFRMADJUST_ADJ_MASK)
gustavatmel 1:9c5af431a1f1 5703
gustavatmel 1:9c5af431a1f1 5704 /**
gustavatmel 1:9c5af431a1f1 5705 * @}
gustavatmel 1:9c5af431a1f1 5706 */ /* end of group USB_Register_Masks */
gustavatmel 1:9c5af431a1f1 5707
gustavatmel 1:9c5af431a1f1 5708
gustavatmel 1:9c5af431a1f1 5709 /* USB - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 5710 /** Peripheral USB0 base address */
gustavatmel 1:9c5af431a1f1 5711 #define USB0_BASE (0x40072000u)
gustavatmel 1:9c5af431a1f1 5712 /** Peripheral USB0 base pointer */
gustavatmel 1:9c5af431a1f1 5713 #define USB0 ((USB_Type *)USB0_BASE)
gustavatmel 1:9c5af431a1f1 5714
gustavatmel 1:9c5af431a1f1 5715 /**
gustavatmel 1:9c5af431a1f1 5716 * @}
gustavatmel 1:9c5af431a1f1 5717 */ /* end of group USB_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 5718
gustavatmel 1:9c5af431a1f1 5719
gustavatmel 1:9c5af431a1f1 5720 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 5721 -- USBDCD Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 5722 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 5723
gustavatmel 1:9c5af431a1f1 5724 /**
gustavatmel 1:9c5af431a1f1 5725 * @addtogroup USBDCD_Peripheral_Access_Layer USBDCD Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 5726 * @{
gustavatmel 1:9c5af431a1f1 5727 */
gustavatmel 1:9c5af431a1f1 5728
gustavatmel 1:9c5af431a1f1 5729 /** USBDCD - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 5730 typedef struct {
gustavatmel 1:9c5af431a1f1 5731 __IO uint32_t CONTROL; /**< Control Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 5732 __IO uint32_t CLOCK; /**< Clock Register, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 5733 __I uint32_t STATUS; /**< Status Register, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 5734 uint8_t RESERVED_0[4];
gustavatmel 1:9c5af431a1f1 5735 __IO uint32_t TIMER0; /**< TIMER0 Register, offset: 0x10 */
gustavatmel 1:9c5af431a1f1 5736 __IO uint32_t TIMER1; /**< , offset: 0x14 */
gustavatmel 1:9c5af431a1f1 5737 __IO uint32_t TIMER2; /**< , offset: 0x18 */
gustavatmel 1:9c5af431a1f1 5738 } USBDCD_Type;
gustavatmel 1:9c5af431a1f1 5739
gustavatmel 1:9c5af431a1f1 5740 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 5741 -- USBDCD Register Masks
gustavatmel 1:9c5af431a1f1 5742 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 5743
gustavatmel 1:9c5af431a1f1 5744 /**
gustavatmel 1:9c5af431a1f1 5745 * @addtogroup USBDCD_Register_Masks USBDCD Register Masks
gustavatmel 1:9c5af431a1f1 5746 * @{
gustavatmel 1:9c5af431a1f1 5747 */
gustavatmel 1:9c5af431a1f1 5748
gustavatmel 1:9c5af431a1f1 5749 /* CONTROL Bit Fields */
gustavatmel 1:9c5af431a1f1 5750 #define USBDCD_CONTROL_IACK_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5751 #define USBDCD_CONTROL_IACK_SHIFT 0
gustavatmel 1:9c5af431a1f1 5752 #define USBDCD_CONTROL_IF_MASK 0x100u
gustavatmel 1:9c5af431a1f1 5753 #define USBDCD_CONTROL_IF_SHIFT 8
gustavatmel 1:9c5af431a1f1 5754 #define USBDCD_CONTROL_IE_MASK 0x10000u
gustavatmel 1:9c5af431a1f1 5755 #define USBDCD_CONTROL_IE_SHIFT 16
gustavatmel 1:9c5af431a1f1 5756 #define USBDCD_CONTROL_START_MASK 0x1000000u
gustavatmel 1:9c5af431a1f1 5757 #define USBDCD_CONTROL_START_SHIFT 24
gustavatmel 1:9c5af431a1f1 5758 #define USBDCD_CONTROL_SR_MASK 0x2000000u
gustavatmel 1:9c5af431a1f1 5759 #define USBDCD_CONTROL_SR_SHIFT 25
gustavatmel 1:9c5af431a1f1 5760 /* CLOCK Bit Fields */
gustavatmel 1:9c5af431a1f1 5761 #define USBDCD_CLOCK_CLOCK_UNIT_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5762 #define USBDCD_CLOCK_CLOCK_UNIT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5763 #define USBDCD_CLOCK_CLOCK_SPEED_MASK 0xFFCu
gustavatmel 1:9c5af431a1f1 5764 #define USBDCD_CLOCK_CLOCK_SPEED_SHIFT 2
gustavatmel 1:9c5af431a1f1 5765 #define USBDCD_CLOCK_CLOCK_SPEED(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&USBDCD_CLOCK_CLOCK_SPEED_MASK)
gustavatmel 1:9c5af431a1f1 5766 /* STATUS Bit Fields */
gustavatmel 1:9c5af431a1f1 5767 #define USBDCD_STATUS_SEQ_RES_MASK 0x30000u
gustavatmel 1:9c5af431a1f1 5768 #define USBDCD_STATUS_SEQ_RES_SHIFT 16
gustavatmel 1:9c5af431a1f1 5769 #define USBDCD_STATUS_SEQ_RES(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_STATUS_SEQ_RES_SHIFT))&USBDCD_STATUS_SEQ_RES_MASK)
gustavatmel 1:9c5af431a1f1 5770 #define USBDCD_STATUS_SEQ_STAT_MASK 0xC0000u
gustavatmel 1:9c5af431a1f1 5771 #define USBDCD_STATUS_SEQ_STAT_SHIFT 18
gustavatmel 1:9c5af431a1f1 5772 #define USBDCD_STATUS_SEQ_STAT(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_STATUS_SEQ_STAT_SHIFT))&USBDCD_STATUS_SEQ_STAT_MASK)
gustavatmel 1:9c5af431a1f1 5773 #define USBDCD_STATUS_ERR_MASK 0x100000u
gustavatmel 1:9c5af431a1f1 5774 #define USBDCD_STATUS_ERR_SHIFT 20
gustavatmel 1:9c5af431a1f1 5775 #define USBDCD_STATUS_TO_MASK 0x200000u
gustavatmel 1:9c5af431a1f1 5776 #define USBDCD_STATUS_TO_SHIFT 21
gustavatmel 1:9c5af431a1f1 5777 #define USBDCD_STATUS_ACTIVE_MASK 0x400000u
gustavatmel 1:9c5af431a1f1 5778 #define USBDCD_STATUS_ACTIVE_SHIFT 22
gustavatmel 1:9c5af431a1f1 5779 /* TIMER0 Bit Fields */
gustavatmel 1:9c5af431a1f1 5780 #define USBDCD_TIMER0_TUNITCON_MASK 0xFFFu
gustavatmel 1:9c5af431a1f1 5781 #define USBDCD_TIMER0_TUNITCON_SHIFT 0
gustavatmel 1:9c5af431a1f1 5782 #define USBDCD_TIMER0_TUNITCON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER0_TUNITCON_SHIFT))&USBDCD_TIMER0_TUNITCON_MASK)
gustavatmel 1:9c5af431a1f1 5783 #define USBDCD_TIMER0_TSEQ_INIT_MASK 0x3FF0000u
gustavatmel 1:9c5af431a1f1 5784 #define USBDCD_TIMER0_TSEQ_INIT_SHIFT 16
gustavatmel 1:9c5af431a1f1 5785 #define USBDCD_TIMER0_TSEQ_INIT(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER0_TSEQ_INIT_SHIFT))&USBDCD_TIMER0_TSEQ_INIT_MASK)
gustavatmel 1:9c5af431a1f1 5786 /* TIMER1 Bit Fields */
gustavatmel 1:9c5af431a1f1 5787 #define USBDCD_TIMER1_TVDPSRC_ON_MASK 0x3FFu
gustavatmel 1:9c5af431a1f1 5788 #define USBDCD_TIMER1_TVDPSRC_ON_SHIFT 0
gustavatmel 1:9c5af431a1f1 5789 #define USBDCD_TIMER1_TVDPSRC_ON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&USBDCD_TIMER1_TVDPSRC_ON_MASK)
gustavatmel 1:9c5af431a1f1 5790 #define USBDCD_TIMER1_TDCD_DBNC_MASK 0x3FF0000u
gustavatmel 1:9c5af431a1f1 5791 #define USBDCD_TIMER1_TDCD_DBNC_SHIFT 16
gustavatmel 1:9c5af431a1f1 5792 #define USBDCD_TIMER1_TDCD_DBNC(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER1_TDCD_DBNC_SHIFT))&USBDCD_TIMER1_TDCD_DBNC_MASK)
gustavatmel 1:9c5af431a1f1 5793 /* TIMER2 Bit Fields */
gustavatmel 1:9c5af431a1f1 5794 #define USBDCD_TIMER2_CHECK_DM_MASK 0xFu
gustavatmel 1:9c5af431a1f1 5795 #define USBDCD_TIMER2_CHECK_DM_SHIFT 0
gustavatmel 1:9c5af431a1f1 5796 #define USBDCD_TIMER2_CHECK_DM(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER2_CHECK_DM_SHIFT))&USBDCD_TIMER2_CHECK_DM_MASK)
gustavatmel 1:9c5af431a1f1 5797 #define USBDCD_TIMER2_TVDPSRC_CON_MASK 0x3FF0000u
gustavatmel 1:9c5af431a1f1 5798 #define USBDCD_TIMER2_TVDPSRC_CON_SHIFT 16
gustavatmel 1:9c5af431a1f1 5799 #define USBDCD_TIMER2_TVDPSRC_CON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER2_TVDPSRC_CON_SHIFT))&USBDCD_TIMER2_TVDPSRC_CON_MASK)
gustavatmel 1:9c5af431a1f1 5800
gustavatmel 1:9c5af431a1f1 5801 /**
gustavatmel 1:9c5af431a1f1 5802 * @}
gustavatmel 1:9c5af431a1f1 5803 */ /* end of group USBDCD_Register_Masks */
gustavatmel 1:9c5af431a1f1 5804
gustavatmel 1:9c5af431a1f1 5805
gustavatmel 1:9c5af431a1f1 5806 /* USBDCD - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 5807 /** Peripheral USBDCD base address */
gustavatmel 1:9c5af431a1f1 5808 #define USBDCD_BASE (0x40035000u)
gustavatmel 1:9c5af431a1f1 5809 /** Peripheral USBDCD base pointer */
gustavatmel 1:9c5af431a1f1 5810 #define USBDCD ((USBDCD_Type *)USBDCD_BASE)
gustavatmel 1:9c5af431a1f1 5811
gustavatmel 1:9c5af431a1f1 5812 /**
gustavatmel 1:9c5af431a1f1 5813 * @}
gustavatmel 1:9c5af431a1f1 5814 */ /* end of group USBDCD_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 5815
gustavatmel 1:9c5af431a1f1 5816
gustavatmel 1:9c5af431a1f1 5817 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 5818 -- VREF Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 5819 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 5820
gustavatmel 1:9c5af431a1f1 5821 /**
gustavatmel 1:9c5af431a1f1 5822 * @addtogroup VREF_Peripheral_Access_Layer VREF Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 5823 * @{
gustavatmel 1:9c5af431a1f1 5824 */
gustavatmel 1:9c5af431a1f1 5825
gustavatmel 1:9c5af431a1f1 5826 /** VREF - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 5827 typedef struct {
gustavatmel 1:9c5af431a1f1 5828 __IO uint8_t TRM; /**< VREF Trim Register, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 5829 __IO uint8_t SC; /**< VREF Status and Control Register, offset: 0x1 */
gustavatmel 1:9c5af431a1f1 5830 } VREF_Type;
gustavatmel 1:9c5af431a1f1 5831
gustavatmel 1:9c5af431a1f1 5832 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 5833 -- VREF Register Masks
gustavatmel 1:9c5af431a1f1 5834 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 5835
gustavatmel 1:9c5af431a1f1 5836 /**
gustavatmel 1:9c5af431a1f1 5837 * @addtogroup VREF_Register_Masks VREF Register Masks
gustavatmel 1:9c5af431a1f1 5838 * @{
gustavatmel 1:9c5af431a1f1 5839 */
gustavatmel 1:9c5af431a1f1 5840
gustavatmel 1:9c5af431a1f1 5841 /* TRM Bit Fields */
gustavatmel 1:9c5af431a1f1 5842 #define VREF_TRM_TRIM_MASK 0x3Fu
gustavatmel 1:9c5af431a1f1 5843 #define VREF_TRM_TRIM_SHIFT 0
gustavatmel 1:9c5af431a1f1 5844 #define VREF_TRM_TRIM(x) (((uint8_t)(((uint8_t)(x))<<VREF_TRM_TRIM_SHIFT))&VREF_TRM_TRIM_MASK)
gustavatmel 1:9c5af431a1f1 5845 #define VREF_TRM_CHOPEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5846 #define VREF_TRM_CHOPEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 5847 /* SC Bit Fields */
gustavatmel 1:9c5af431a1f1 5848 #define VREF_SC_MODE_LV_MASK 0x3u
gustavatmel 1:9c5af431a1f1 5849 #define VREF_SC_MODE_LV_SHIFT 0
gustavatmel 1:9c5af431a1f1 5850 #define VREF_SC_MODE_LV(x) (((uint8_t)(((uint8_t)(x))<<VREF_SC_MODE_LV_SHIFT))&VREF_SC_MODE_LV_MASK)
gustavatmel 1:9c5af431a1f1 5851 #define VREF_SC_VREFST_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5852 #define VREF_SC_VREFST_SHIFT 2
gustavatmel 1:9c5af431a1f1 5853 #define VREF_SC_REGEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5854 #define VREF_SC_REGEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 5855 #define VREF_SC_VREFEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5856 #define VREF_SC_VREFEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 5857
gustavatmel 1:9c5af431a1f1 5858 /**
gustavatmel 1:9c5af431a1f1 5859 * @}
gustavatmel 1:9c5af431a1f1 5860 */ /* end of group VREF_Register_Masks */
gustavatmel 1:9c5af431a1f1 5861
gustavatmel 1:9c5af431a1f1 5862
gustavatmel 1:9c5af431a1f1 5863 /* VREF - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 5864 /** Peripheral VREF base address */
gustavatmel 1:9c5af431a1f1 5865 #define VREF_BASE (0x40074000u)
gustavatmel 1:9c5af431a1f1 5866 /** Peripheral VREF base pointer */
gustavatmel 1:9c5af431a1f1 5867 #define VREF ((VREF_Type *)VREF_BASE)
gustavatmel 1:9c5af431a1f1 5868
gustavatmel 1:9c5af431a1f1 5869 /**
gustavatmel 1:9c5af431a1f1 5870 * @}
gustavatmel 1:9c5af431a1f1 5871 */ /* end of group VREF_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 5872
gustavatmel 1:9c5af431a1f1 5873
gustavatmel 1:9c5af431a1f1 5874 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 5875 -- WDOG Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 5876 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 5877
gustavatmel 1:9c5af431a1f1 5878 /**
gustavatmel 1:9c5af431a1f1 5879 * @addtogroup WDOG_Peripheral_Access_Layer WDOG Peripheral Access Layer
gustavatmel 1:9c5af431a1f1 5880 * @{
gustavatmel 1:9c5af431a1f1 5881 */
gustavatmel 1:9c5af431a1f1 5882
gustavatmel 1:9c5af431a1f1 5883 /** WDOG - Register Layout Typedef */
gustavatmel 1:9c5af431a1f1 5884 typedef struct {
gustavatmel 1:9c5af431a1f1 5885 __IO uint16_t STCTRLH; /**< Watchdog Status and Control Register High, offset: 0x0 */
gustavatmel 1:9c5af431a1f1 5886 __IO uint16_t STCTRLL; /**< Watchdog Status and Control Register Low, offset: 0x2 */
gustavatmel 1:9c5af431a1f1 5887 __IO uint16_t TOVALH; /**< Watchdog Time-out Value Register High, offset: 0x4 */
gustavatmel 1:9c5af431a1f1 5888 __IO uint16_t TOVALL; /**< Watchdog Time-out Value Register Low, offset: 0x6 */
gustavatmel 1:9c5af431a1f1 5889 __IO uint16_t WINH; /**< Watchdog Window Register High, offset: 0x8 */
gustavatmel 1:9c5af431a1f1 5890 __IO uint16_t WINL; /**< Watchdog Window Register Low, offset: 0xA */
gustavatmel 1:9c5af431a1f1 5891 __IO uint16_t REFRESH; /**< Watchdog Refresh Register, offset: 0xC */
gustavatmel 1:9c5af431a1f1 5892 __IO uint16_t UNLOCK; /**< Watchdog Unlock Register, offset: 0xE */
gustavatmel 1:9c5af431a1f1 5893 __IO uint16_t TMROUTH; /**< Watchdog Timer Output Register High, offset: 0x10 */
gustavatmel 1:9c5af431a1f1 5894 __IO uint16_t TMROUTL; /**< Watchdog Timer Output Register Low, offset: 0x12 */
gustavatmel 1:9c5af431a1f1 5895 __IO uint16_t RSTCNT; /**< Watchdog Reset Count Register, offset: 0x14 */
gustavatmel 1:9c5af431a1f1 5896 __IO uint16_t PRESC; /**< Watchdog Prescaler Register, offset: 0x16 */
gustavatmel 1:9c5af431a1f1 5897 } WDOG_Type;
gustavatmel 1:9c5af431a1f1 5898
gustavatmel 1:9c5af431a1f1 5899 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 5900 -- WDOG Register Masks
gustavatmel 1:9c5af431a1f1 5901 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 5902
gustavatmel 1:9c5af431a1f1 5903 /**
gustavatmel 1:9c5af431a1f1 5904 * @addtogroup WDOG_Register_Masks WDOG Register Masks
gustavatmel 1:9c5af431a1f1 5905 * @{
gustavatmel 1:9c5af431a1f1 5906 */
gustavatmel 1:9c5af431a1f1 5907
gustavatmel 1:9c5af431a1f1 5908 /* STCTRLH Bit Fields */
gustavatmel 1:9c5af431a1f1 5909 #define WDOG_STCTRLH_WDOGEN_MASK 0x1u
gustavatmel 1:9c5af431a1f1 5910 #define WDOG_STCTRLH_WDOGEN_SHIFT 0
gustavatmel 1:9c5af431a1f1 5911 #define WDOG_STCTRLH_CLKSRC_MASK 0x2u
gustavatmel 1:9c5af431a1f1 5912 #define WDOG_STCTRLH_CLKSRC_SHIFT 1
gustavatmel 1:9c5af431a1f1 5913 #define WDOG_STCTRLH_IRQRSTEN_MASK 0x4u
gustavatmel 1:9c5af431a1f1 5914 #define WDOG_STCTRLH_IRQRSTEN_SHIFT 2
gustavatmel 1:9c5af431a1f1 5915 #define WDOG_STCTRLH_WINEN_MASK 0x8u
gustavatmel 1:9c5af431a1f1 5916 #define WDOG_STCTRLH_WINEN_SHIFT 3
gustavatmel 1:9c5af431a1f1 5917 #define WDOG_STCTRLH_ALLOWUPDATE_MASK 0x10u
gustavatmel 1:9c5af431a1f1 5918 #define WDOG_STCTRLH_ALLOWUPDATE_SHIFT 4
gustavatmel 1:9c5af431a1f1 5919 #define WDOG_STCTRLH_DBGEN_MASK 0x20u
gustavatmel 1:9c5af431a1f1 5920 #define WDOG_STCTRLH_DBGEN_SHIFT 5
gustavatmel 1:9c5af431a1f1 5921 #define WDOG_STCTRLH_STOPEN_MASK 0x40u
gustavatmel 1:9c5af431a1f1 5922 #define WDOG_STCTRLH_STOPEN_SHIFT 6
gustavatmel 1:9c5af431a1f1 5923 #define WDOG_STCTRLH_WAITEN_MASK 0x80u
gustavatmel 1:9c5af431a1f1 5924 #define WDOG_STCTRLH_WAITEN_SHIFT 7
gustavatmel 1:9c5af431a1f1 5925 #define WDOG_STCTRLH_TESTWDOG_MASK 0x400u
gustavatmel 1:9c5af431a1f1 5926 #define WDOG_STCTRLH_TESTWDOG_SHIFT 10
gustavatmel 1:9c5af431a1f1 5927 #define WDOG_STCTRLH_TESTSEL_MASK 0x800u
gustavatmel 1:9c5af431a1f1 5928 #define WDOG_STCTRLH_TESTSEL_SHIFT 11
gustavatmel 1:9c5af431a1f1 5929 #define WDOG_STCTRLH_BYTESEL_MASK 0x3000u
gustavatmel 1:9c5af431a1f1 5930 #define WDOG_STCTRLH_BYTESEL_SHIFT 12
gustavatmel 1:9c5af431a1f1 5931 #define WDOG_STCTRLH_BYTESEL(x) (((uint16_t)(((uint16_t)(x))<<WDOG_STCTRLH_BYTESEL_SHIFT))&WDOG_STCTRLH_BYTESEL_MASK)
gustavatmel 1:9c5af431a1f1 5932 #define WDOG_STCTRLH_DISTESTWDOG_MASK 0x4000u
gustavatmel 1:9c5af431a1f1 5933 #define WDOG_STCTRLH_DISTESTWDOG_SHIFT 14
gustavatmel 1:9c5af431a1f1 5934 /* STCTRLL Bit Fields */
gustavatmel 1:9c5af431a1f1 5935 #define WDOG_STCTRLL_INTFLG_MASK 0x8000u
gustavatmel 1:9c5af431a1f1 5936 #define WDOG_STCTRLL_INTFLG_SHIFT 15
gustavatmel 1:9c5af431a1f1 5937 /* TOVALH Bit Fields */
gustavatmel 1:9c5af431a1f1 5938 #define WDOG_TOVALH_TOVALHIGH_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 5939 #define WDOG_TOVALH_TOVALHIGH_SHIFT 0
gustavatmel 1:9c5af431a1f1 5940 #define WDOG_TOVALH_TOVALHIGH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TOVALH_TOVALHIGH_SHIFT))&WDOG_TOVALH_TOVALHIGH_MASK)
gustavatmel 1:9c5af431a1f1 5941 /* TOVALL Bit Fields */
gustavatmel 1:9c5af431a1f1 5942 #define WDOG_TOVALL_TOVALLOW_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 5943 #define WDOG_TOVALL_TOVALLOW_SHIFT 0
gustavatmel 1:9c5af431a1f1 5944 #define WDOG_TOVALL_TOVALLOW(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TOVALL_TOVALLOW_SHIFT))&WDOG_TOVALL_TOVALLOW_MASK)
gustavatmel 1:9c5af431a1f1 5945 /* WINH Bit Fields */
gustavatmel 1:9c5af431a1f1 5946 #define WDOG_WINH_WINHIGH_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 5947 #define WDOG_WINH_WINHIGH_SHIFT 0
gustavatmel 1:9c5af431a1f1 5948 #define WDOG_WINH_WINHIGH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_WINH_WINHIGH_SHIFT))&WDOG_WINH_WINHIGH_MASK)
gustavatmel 1:9c5af431a1f1 5949 /* WINL Bit Fields */
gustavatmel 1:9c5af431a1f1 5950 #define WDOG_WINL_WINLOW_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 5951 #define WDOG_WINL_WINLOW_SHIFT 0
gustavatmel 1:9c5af431a1f1 5952 #define WDOG_WINL_WINLOW(x) (((uint16_t)(((uint16_t)(x))<<WDOG_WINL_WINLOW_SHIFT))&WDOG_WINL_WINLOW_MASK)
gustavatmel 1:9c5af431a1f1 5953 /* REFRESH Bit Fields */
gustavatmel 1:9c5af431a1f1 5954 #define WDOG_REFRESH_WDOGREFRESH_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 5955 #define WDOG_REFRESH_WDOGREFRESH_SHIFT 0
gustavatmel 1:9c5af431a1f1 5956 #define WDOG_REFRESH_WDOGREFRESH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_REFRESH_WDOGREFRESH_SHIFT))&WDOG_REFRESH_WDOGREFRESH_MASK)
gustavatmel 1:9c5af431a1f1 5957 /* UNLOCK Bit Fields */
gustavatmel 1:9c5af431a1f1 5958 #define WDOG_UNLOCK_WDOGUNLOCK_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 5959 #define WDOG_UNLOCK_WDOGUNLOCK_SHIFT 0
gustavatmel 1:9c5af431a1f1 5960 #define WDOG_UNLOCK_WDOGUNLOCK(x) (((uint16_t)(((uint16_t)(x))<<WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&WDOG_UNLOCK_WDOGUNLOCK_MASK)
gustavatmel 1:9c5af431a1f1 5961 /* TMROUTH Bit Fields */
gustavatmel 1:9c5af431a1f1 5962 #define WDOG_TMROUTH_TIMEROUTHIGH_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 5963 #define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT 0
gustavatmel 1:9c5af431a1f1 5964 #define WDOG_TMROUTH_TIMEROUTHIGH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&WDOG_TMROUTH_TIMEROUTHIGH_MASK)
gustavatmel 1:9c5af431a1f1 5965 /* TMROUTL Bit Fields */
gustavatmel 1:9c5af431a1f1 5966 #define WDOG_TMROUTL_TIMEROUTLOW_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 5967 #define WDOG_TMROUTL_TIMEROUTLOW_SHIFT 0
gustavatmel 1:9c5af431a1f1 5968 #define WDOG_TMROUTL_TIMEROUTLOW(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&WDOG_TMROUTL_TIMEROUTLOW_MASK)
gustavatmel 1:9c5af431a1f1 5969 /* RSTCNT Bit Fields */
gustavatmel 1:9c5af431a1f1 5970 #define WDOG_RSTCNT_RSTCNT_MASK 0xFFFFu
gustavatmel 1:9c5af431a1f1 5971 #define WDOG_RSTCNT_RSTCNT_SHIFT 0
gustavatmel 1:9c5af431a1f1 5972 #define WDOG_RSTCNT_RSTCNT(x) (((uint16_t)(((uint16_t)(x))<<WDOG_RSTCNT_RSTCNT_SHIFT))&WDOG_RSTCNT_RSTCNT_MASK)
gustavatmel 1:9c5af431a1f1 5973 /* PRESC Bit Fields */
gustavatmel 1:9c5af431a1f1 5974 #define WDOG_PRESC_PRESCVAL_MASK 0x700u
gustavatmel 1:9c5af431a1f1 5975 #define WDOG_PRESC_PRESCVAL_SHIFT 8
gustavatmel 1:9c5af431a1f1 5976 #define WDOG_PRESC_PRESCVAL(x) (((uint16_t)(((uint16_t)(x))<<WDOG_PRESC_PRESCVAL_SHIFT))&WDOG_PRESC_PRESCVAL_MASK)
gustavatmel 1:9c5af431a1f1 5977
gustavatmel 1:9c5af431a1f1 5978 /**
gustavatmel 1:9c5af431a1f1 5979 * @}
gustavatmel 1:9c5af431a1f1 5980 */ /* end of group WDOG_Register_Masks */
gustavatmel 1:9c5af431a1f1 5981
gustavatmel 1:9c5af431a1f1 5982
gustavatmel 1:9c5af431a1f1 5983 /* WDOG - Peripheral instance base addresses */
gustavatmel 1:9c5af431a1f1 5984 /** Peripheral WDOG base address */
gustavatmel 1:9c5af431a1f1 5985 #define WDOG_BASE (0x40052000u)
gustavatmel 1:9c5af431a1f1 5986 /** Peripheral WDOG base pointer */
gustavatmel 1:9c5af431a1f1 5987 #define WDOG ((WDOG_Type *)WDOG_BASE)
gustavatmel 1:9c5af431a1f1 5988
gustavatmel 1:9c5af431a1f1 5989 /**
gustavatmel 1:9c5af431a1f1 5990 * @}
gustavatmel 1:9c5af431a1f1 5991 */ /* end of group WDOG_Peripheral_Access_Layer */
gustavatmel 1:9c5af431a1f1 5992
gustavatmel 1:9c5af431a1f1 5993
gustavatmel 1:9c5af431a1f1 5994 /*
gustavatmel 1:9c5af431a1f1 5995 ** End of section using anonymous unions
gustavatmel 1:9c5af431a1f1 5996 */
gustavatmel 1:9c5af431a1f1 5997
gustavatmel 1:9c5af431a1f1 5998 #if defined(__ARMCC_VERSION)
gustavatmel 1:9c5af431a1f1 5999 #pragma pop
gustavatmel 1:9c5af431a1f1 6000 #elif defined(__CWCC__)
gustavatmel 1:9c5af431a1f1 6001 #pragma pop
gustavatmel 1:9c5af431a1f1 6002 #elif defined(__GNUC__)
gustavatmel 1:9c5af431a1f1 6003 /* leave anonymous unions enabled */
gustavatmel 1:9c5af431a1f1 6004 #elif defined(__IAR_SYSTEMS_ICC__)
gustavatmel 1:9c5af431a1f1 6005 #pragma language=default
gustavatmel 1:9c5af431a1f1 6006 #else
gustavatmel 1:9c5af431a1f1 6007 #error Not supported compiler type
gustavatmel 1:9c5af431a1f1 6008 #endif
gustavatmel 1:9c5af431a1f1 6009
gustavatmel 1:9c5af431a1f1 6010 /**
gustavatmel 1:9c5af431a1f1 6011 * @}
gustavatmel 1:9c5af431a1f1 6012 */ /* end of group Peripheral_access_layer */
gustavatmel 1:9c5af431a1f1 6013
gustavatmel 1:9c5af431a1f1 6014
gustavatmel 1:9c5af431a1f1 6015 /* ----------------------------------------------------------------------------
gustavatmel 1:9c5af431a1f1 6016 -- Backward Compatibility
gustavatmel 1:9c5af431a1f1 6017 ---------------------------------------------------------------------------- */
gustavatmel 1:9c5af431a1f1 6018
gustavatmel 1:9c5af431a1f1 6019 /**
gustavatmel 1:9c5af431a1f1 6020 * @addtogroup Backward_Compatibility_Symbols Backward Compatibility
gustavatmel 1:9c5af431a1f1 6021 * @{
gustavatmel 1:9c5af431a1f1 6022 */
gustavatmel 1:9c5af431a1f1 6023
gustavatmel 1:9c5af431a1f1 6024 /* No backward compatibility issues. */
gustavatmel 1:9c5af431a1f1 6025
gustavatmel 1:9c5af431a1f1 6026 /**
gustavatmel 1:9c5af431a1f1 6027 * @}
gustavatmel 1:9c5af431a1f1 6028 */ /* end of group Backward_Compatibility_Symbols */
gustavatmel 1:9c5af431a1f1 6029
gustavatmel 1:9c5af431a1f1 6030
gustavatmel 1:9c5af431a1f1 6031 #endif /* #if !defined(MK20D5_H_) */
gustavatmel 1:9c5af431a1f1 6032
gustavatmel 1:9c5af431a1f1 6033 /* MK20D5.h, eof. */
gustavatmel 1:9c5af431a1f1 6034