Arrow
/
DAPLink Reset
Important changes to repositories hosted on mbed.com
Mbed hosted mercurial repositories are deprecated and are due to be permanently deleted in July 2026.
To keep a copy of this software download the repository Zip archive or clone locally using Mercurial.
It is also possible to export all your personal repositories from the account settings page.
Embed:
(wiki syntax)
Show/hide line numbers
core_cm1.h
Go to the documentation of this file.
00001 /**************************************************************************//** 00002 * @file core_cm1.h 00003 * @brief CMSIS Cortex-M1 Core Peripheral Access Layer Header File 00004 * @version V1.0.1 00005 * @date 12. November 2018 00006 ******************************************************************************/ 00007 /* 00008 * Copyright (c) 2009-2018 Arm Limited. All rights reserved. 00009 * 00010 * SPDX-License-Identifier: Apache-2.0 00011 * 00012 * Licensed under the Apache License, Version 2.0 (the License); you may 00013 * not use this file except in compliance with the License. 00014 * You may obtain a copy of the License at 00015 * 00016 * www.apache.org/licenses/LICENSE-2.0 00017 * 00018 * Unless required by applicable law or agreed to in writing, software 00019 * distributed under the License is distributed on an AS IS BASIS, WITHOUT 00020 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. 00021 * See the License for the specific language governing permissions and 00022 * limitations under the License. 00023 */ 00024 00025 #if defined ( __ICCARM__ ) 00026 #pragma system_include /* treat file as system include file for MISRA check */ 00027 #elif defined (__clang__) 00028 #pragma clang system_header /* treat file as system include file */ 00029 #endif 00030 00031 #ifndef __CORE_CM1_H_GENERIC 00032 #define __CORE_CM1_H_GENERIC 00033 00034 #include <stdint.h> 00035 00036 #ifdef __cplusplus 00037 extern "C" { 00038 #endif 00039 00040 /** 00041 \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions 00042 CMSIS violates the following MISRA-C:2004 rules: 00043 00044 \li Required Rule 8.5, object/function definition in header file.<br> 00045 Function definitions in header files are used to allow 'inlining'. 00046 00047 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br> 00048 Unions are used for effective representation of core registers. 00049 00050 \li Advisory Rule 19.7, Function-like macro defined.<br> 00051 Function-like macros are used to allow more efficient code. 00052 */ 00053 00054 00055 /******************************************************************************* 00056 * CMSIS definitions 00057 ******************************************************************************/ 00058 /** 00059 \ingroup Cortex_M1 00060 @{ 00061 */ 00062 00063 #include "cmsis_version.h" 00064 00065 /* CMSIS CM1 definitions */ 00066 #define __CM1_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ 00067 #define __CM1_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ 00068 #define __CM1_CMSIS_VERSION ((__CM1_CMSIS_VERSION_MAIN << 16U) | \ 00069 __CM1_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ 00070 00071 #define __CORTEX_M (1U) /*!< Cortex-M Core */ 00072 00073 /** __FPU_USED indicates whether an FPU is used or not. 00074 This core does not support an FPU at all 00075 */ 00076 #define __FPU_USED 0U 00077 00078 #if defined ( __CC_ARM ) 00079 #if defined __TARGET_FPU_VFP 00080 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00081 #endif 00082 00083 #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) 00084 #if defined __ARM_FP 00085 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00086 #endif 00087 00088 #elif defined ( __GNUC__ ) 00089 #if defined (__VFP_FP__) && !defined(__SOFTFP__) 00090 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00091 #endif 00092 00093 #elif defined ( __ICCARM__ ) 00094 #if defined __ARMVFP__ 00095 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00096 #endif 00097 00098 #elif defined ( __TI_ARM__ ) 00099 #if defined __TI_VFP_SUPPORT__ 00100 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00101 #endif 00102 00103 #elif defined ( __TASKING__ ) 00104 #if defined __FPU_VFP__ 00105 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00106 #endif 00107 00108 #elif defined ( __CSMC__ ) 00109 #if ( __CSMC__ & 0x400U) 00110 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00111 #endif 00112 00113 #endif 00114 00115 #include "cmsis_compiler.h" /* CMSIS compiler specific defines */ 00116 00117 00118 #ifdef __cplusplus 00119 } 00120 #endif 00121 00122 #endif /* __CORE_CM1_H_GENERIC */ 00123 00124 #ifndef __CMSIS_GENERIC 00125 00126 #ifndef __CORE_CM1_H_DEPENDANT 00127 #define __CORE_CM1_H_DEPENDANT 00128 00129 #ifdef __cplusplus 00130 extern "C" { 00131 #endif 00132 00133 /* check device defines and use defaults */ 00134 #if defined __CHECK_DEVICE_DEFINES 00135 #ifndef __CM1_REV 00136 #define __CM1_REV 0x0100U 00137 #warning "__CM1_REV not defined in device header file; using default!" 00138 #endif 00139 00140 #ifndef __NVIC_PRIO_BITS 00141 #define __NVIC_PRIO_BITS 2U 00142 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" 00143 #endif 00144 00145 #ifndef __Vendor_SysTickConfig 00146 #define __Vendor_SysTickConfig 0U 00147 #warning "__Vendor_SysTickConfig not defined in device header file; using default!" 00148 #endif 00149 #endif 00150 00151 /* IO definitions (access restrictions to peripheral registers) */ 00152 /** 00153 \defgroup CMSIS_glob_defs CMSIS Global Defines 00154 00155 <strong>IO Type Qualifiers</strong> are used 00156 \li to specify the access to peripheral variables. 00157 \li for automatic generation of peripheral register debug information. 00158 */ 00159 #ifdef __cplusplus 00160 #define __I volatile /*!< Defines 'read only' permissions */ 00161 #else 00162 #define __I volatile const /*!< Defines 'read only' permissions */ 00163 #endif 00164 #define __O volatile /*!< Defines 'write only' permissions */ 00165 #define __IO volatile /*!< Defines 'read / write' permissions */ 00166 00167 /* following defines should be used for structure members */ 00168 #define __IM volatile const /*! Defines 'read only' structure member permissions */ 00169 #define __OM volatile /*! Defines 'write only' structure member permissions */ 00170 #define __IOM volatile /*! Defines 'read / write' structure member permissions */ 00171 00172 /*@} end of group Cortex_M1 */ 00173 00174 00175 00176 /******************************************************************************* 00177 * Register Abstraction 00178 Core Register contain: 00179 - Core Register 00180 - Core NVIC Register 00181 - Core SCB Register 00182 - Core SysTick Register 00183 ******************************************************************************/ 00184 /** 00185 \defgroup CMSIS_core_register Defines and Type Definitions 00186 \brief Type definitions and defines for Cortex-M processor based devices. 00187 */ 00188 00189 /** 00190 \ingroup CMSIS_core_register 00191 \defgroup CMSIS_CORE Status and Control Registers 00192 \brief Core Register type definitions. 00193 @{ 00194 */ 00195 00196 /** 00197 \brief Union type to access the Application Program Status Register (APSR). 00198 */ 00199 typedef union 00200 { 00201 struct 00202 { 00203 uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ 00204 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ 00205 uint32_t C:1; /*!< bit: 29 Carry condition code flag */ 00206 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ 00207 uint32_t N:1; /*!< bit: 31 Negative condition code flag */ 00208 } b; /*!< Structure used for bit access */ 00209 uint32_t w; /*!< Type used for word access */ 00210 } APSR_Type; 00211 00212 /* APSR Register Definitions */ 00213 #define APSR_N_Pos 31U /*!< APSR: N Position */ 00214 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ 00215 00216 #define APSR_Z_Pos 30U /*!< APSR: Z Position */ 00217 #define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ 00218 00219 #define APSR_C_Pos 29U /*!< APSR: C Position */ 00220 #define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ 00221 00222 #define APSR_V_Pos 28U /*!< APSR: V Position */ 00223 #define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ 00224 00225 00226 /** 00227 \brief Union type to access the Interrupt Program Status Register (IPSR). 00228 */ 00229 typedef union 00230 { 00231 struct 00232 { 00233 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ 00234 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ 00235 } b; /*!< Structure used for bit access */ 00236 uint32_t w; /*!< Type used for word access */ 00237 } IPSR_Type; 00238 00239 /* IPSR Register Definitions */ 00240 #define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ 00241 #define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ 00242 00243 00244 /** 00245 \brief Union type to access the Special-Purpose Program Status Registers (xPSR). 00246 */ 00247 typedef union 00248 { 00249 struct 00250 { 00251 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ 00252 uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ 00253 uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ 00254 uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ 00255 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ 00256 uint32_t C:1; /*!< bit: 29 Carry condition code flag */ 00257 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ 00258 uint32_t N:1; /*!< bit: 31 Negative condition code flag */ 00259 } b; /*!< Structure used for bit access */ 00260 uint32_t w; /*!< Type used for word access */ 00261 } xPSR_Type; 00262 00263 /* xPSR Register Definitions */ 00264 #define xPSR_N_Pos 31U /*!< xPSR: N Position */ 00265 #define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ 00266 00267 #define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ 00268 #define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ 00269 00270 #define xPSR_C_Pos 29U /*!< xPSR: C Position */ 00271 #define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ 00272 00273 #define xPSR_V_Pos 28U /*!< xPSR: V Position */ 00274 #define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ 00275 00276 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ 00277 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ 00278 00279 #define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ 00280 #define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ 00281 00282 00283 /** 00284 \brief Union type to access the Control Registers (CONTROL). 00285 */ 00286 typedef union 00287 { 00288 struct 00289 { 00290 uint32_t _reserved0:1; /*!< bit: 0 Reserved */ 00291 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ 00292 uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ 00293 } b; /*!< Structure used for bit access */ 00294 uint32_t w; /*!< Type used for word access */ 00295 } CONTROL_Type; 00296 00297 /* CONTROL Register Definitions */ 00298 #define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ 00299 #define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ 00300 00301 /*@} end of group CMSIS_CORE */ 00302 00303 00304 /** 00305 \ingroup CMSIS_core_register 00306 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) 00307 \brief Type definitions for the NVIC Registers 00308 @{ 00309 */ 00310 00311 /** 00312 \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). 00313 */ 00314 typedef struct 00315 { 00316 __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ 00317 uint32_t RESERVED0[31U]; 00318 __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ 00319 uint32_t RSERVED1[31U]; 00320 __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ 00321 uint32_t RESERVED2[31U]; 00322 __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ 00323 uint32_t RESERVED3[31U]; 00324 uint32_t RESERVED4[64U]; 00325 __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ 00326 } NVIC_Type; 00327 00328 /*@} end of group CMSIS_NVIC */ 00329 00330 00331 /** 00332 \ingroup CMSIS_core_register 00333 \defgroup CMSIS_SCB System Control Block (SCB) 00334 \brief Type definitions for the System Control Block Registers 00335 @{ 00336 */ 00337 00338 /** 00339 \brief Structure type to access the System Control Block (SCB). 00340 */ 00341 typedef struct 00342 { 00343 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ 00344 __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ 00345 uint32_t RESERVED0; 00346 __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ 00347 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ 00348 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ 00349 uint32_t RESERVED1; 00350 __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ 00351 __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ 00352 } SCB_Type; 00353 00354 /* SCB CPUID Register Definitions */ 00355 #define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ 00356 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ 00357 00358 #define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ 00359 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ 00360 00361 #define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ 00362 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ 00363 00364 #define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ 00365 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ 00366 00367 #define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ 00368 #define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ 00369 00370 /* SCB Interrupt Control State Register Definitions */ 00371 #define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ 00372 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ 00373 00374 #define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ 00375 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ 00376 00377 #define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ 00378 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ 00379 00380 #define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ 00381 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ 00382 00383 #define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ 00384 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ 00385 00386 #define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ 00387 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ 00388 00389 #define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ 00390 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ 00391 00392 #define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ 00393 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ 00394 00395 #define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ 00396 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ 00397 00398 /* SCB Application Interrupt and Reset Control Register Definitions */ 00399 #define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ 00400 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ 00401 00402 #define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ 00403 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ 00404 00405 #define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ 00406 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ 00407 00408 #define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ 00409 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ 00410 00411 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ 00412 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ 00413 00414 /* SCB System Control Register Definitions */ 00415 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ 00416 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ 00417 00418 #define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ 00419 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ 00420 00421 #define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ 00422 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ 00423 00424 /* SCB Configuration Control Register Definitions */ 00425 #define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ 00426 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ 00427 00428 #define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ 00429 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ 00430 00431 /* SCB System Handler Control and State Register Definitions */ 00432 #define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ 00433 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ 00434 00435 /*@} end of group CMSIS_SCB */ 00436 00437 00438 /** 00439 \ingroup CMSIS_core_register 00440 \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) 00441 \brief Type definitions for the System Control and ID Register not in the SCB 00442 @{ 00443 */ 00444 00445 /** 00446 \brief Structure type to access the System Control and ID Register not in the SCB. 00447 */ 00448 typedef struct 00449 { 00450 uint32_t RESERVED0[2U]; 00451 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ 00452 } SCnSCB_Type; 00453 00454 /* Auxiliary Control Register Definitions */ 00455 #define SCnSCB_ACTLR_ITCMUAEN_Pos 4U /*!< ACTLR: Instruction TCM Upper Alias Enable Position */ 00456 #define SCnSCB_ACTLR_ITCMUAEN_Msk (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos) /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */ 00457 00458 #define SCnSCB_ACTLR_ITCMLAEN_Pos 3U /*!< ACTLR: Instruction TCM Lower Alias Enable Position */ 00459 #define SCnSCB_ACTLR_ITCMLAEN_Msk (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos) /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */ 00460 00461 /*@} end of group CMSIS_SCnotSCB */ 00462 00463 00464 /** 00465 \ingroup CMSIS_core_register 00466 \defgroup CMSIS_SysTick System Tick Timer (SysTick) 00467 \brief Type definitions for the System Timer Registers. 00468 @{ 00469 */ 00470 00471 /** 00472 \brief Structure type to access the System Timer (SysTick). 00473 */ 00474 typedef struct 00475 { 00476 __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ 00477 __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ 00478 __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ 00479 __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ 00480 } SysTick_Type; 00481 00482 /* SysTick Control / Status Register Definitions */ 00483 #define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ 00484 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ 00485 00486 #define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ 00487 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ 00488 00489 #define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ 00490 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ 00491 00492 #define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ 00493 #define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ 00494 00495 /* SysTick Reload Register Definitions */ 00496 #define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ 00497 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ 00498 00499 /* SysTick Current Register Definitions */ 00500 #define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ 00501 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ 00502 00503 /* SysTick Calibration Register Definitions */ 00504 #define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ 00505 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ 00506 00507 #define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ 00508 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ 00509 00510 #define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ 00511 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ 00512 00513 /*@} end of group CMSIS_SysTick */ 00514 00515 00516 /** 00517 \ingroup CMSIS_core_register 00518 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) 00519 \brief Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. 00520 Therefore they are not covered by the Cortex-M1 header file. 00521 @{ 00522 */ 00523 /*@} end of group CMSIS_CoreDebug */ 00524 00525 00526 /** 00527 \ingroup CMSIS_core_register 00528 \defgroup CMSIS_core_bitfield Core register bit field macros 00529 \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). 00530 @{ 00531 */ 00532 00533 /** 00534 \brief Mask and shift a bit field value for use in a register bit range. 00535 \param[in] field Name of the register bit field. 00536 \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. 00537 \return Masked and shifted value. 00538 */ 00539 #define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) 00540 00541 /** 00542 \brief Mask and shift a register value to extract a bit filed value. 00543 \param[in] field Name of the register bit field. 00544 \param[in] value Value of register. This parameter is interpreted as an uint32_t type. 00545 \return Masked and shifted bit field value. 00546 */ 00547 #define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) 00548 00549 /*@} end of group CMSIS_core_bitfield */ 00550 00551 00552 /** 00553 \ingroup CMSIS_core_register 00554 \defgroup CMSIS_core_base Core Definitions 00555 \brief Definitions for base addresses, unions, and structures. 00556 @{ 00557 */ 00558 00559 /* Memory mapping of Core Hardware */ 00560 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ 00561 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ 00562 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ 00563 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ 00564 00565 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ 00566 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ 00567 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ 00568 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ 00569 00570 00571 /*@} */ 00572 00573 00574 00575 /******************************************************************************* 00576 * Hardware Abstraction Layer 00577 Core Function Interface contains: 00578 - Core NVIC Functions 00579 - Core SysTick Functions 00580 - Core Register Access Functions 00581 ******************************************************************************/ 00582 /** 00583 \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference 00584 */ 00585 00586 00587 00588 /* ########################## NVIC functions #################################### */ 00589 /** 00590 \ingroup CMSIS_Core_FunctionInterface 00591 \defgroup CMSIS_Core_NVICFunctions NVIC Functions 00592 \brief Functions that manage interrupts and exceptions via the NVIC. 00593 @{ 00594 */ 00595 00596 #ifdef CMSIS_NVIC_VIRTUAL 00597 #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE 00598 #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" 00599 #endif 00600 #include CMSIS_NVIC_VIRTUAL_HEADER_FILE 00601 #else 00602 #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping 00603 #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping 00604 #define NVIC_EnableIRQ __NVIC_EnableIRQ 00605 #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ 00606 #define NVIC_DisableIRQ __NVIC_DisableIRQ 00607 #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ 00608 #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ 00609 #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ 00610 /*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M1 */ 00611 #define NVIC_SetPriority __NVIC_SetPriority 00612 #define NVIC_GetPriority __NVIC_GetPriority 00613 #define NVIC_SystemReset __NVIC_SystemReset 00614 #endif /* CMSIS_NVIC_VIRTUAL */ 00615 00616 #ifdef CMSIS_VECTAB_VIRTUAL 00617 #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE 00618 #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" 00619 #endif 00620 #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE 00621 #else 00622 #define NVIC_SetVector __NVIC_SetVector 00623 #define NVIC_GetVector __NVIC_GetVector 00624 #endif /* (CMSIS_VECTAB_VIRTUAL) */ 00625 00626 #define NVIC_USER_IRQ_OFFSET 16 00627 00628 00629 /* The following EXC_RETURN values are saved the LR on exception entry */ 00630 #define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ 00631 #define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ 00632 #define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ 00633 00634 00635 /* Interrupt Priorities are WORD accessible only under Armv6-M */ 00636 /* The following MACROS handle generation of the register offset and byte masks */ 00637 #define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) 00638 #define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) 00639 #define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) 00640 00641 #define __NVIC_SetPriorityGrouping(X) (void)(X) 00642 #define __NVIC_GetPriorityGrouping() (0U) 00643 00644 /** 00645 \brief Enable Interrupt 00646 \details Enables a device specific interrupt in the NVIC interrupt controller. 00647 \param [in] IRQn Device specific interrupt number. 00648 \note IRQn must not be negative. 00649 */ 00650 __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) 00651 { 00652 if ((int32_t)(IRQn) >= 0) 00653 { 00654 __COMPILER_BARRIER(); 00655 NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); 00656 __COMPILER_BARRIER(); 00657 } 00658 } 00659 00660 00661 /** 00662 \brief Get Interrupt Enable status 00663 \details Returns a device specific interrupt enable status from the NVIC interrupt controller. 00664 \param [in] IRQn Device specific interrupt number. 00665 \return 0 Interrupt is not enabled. 00666 \return 1 Interrupt is enabled. 00667 \note IRQn must not be negative. 00668 */ 00669 __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) 00670 { 00671 if ((int32_t)(IRQn) >= 0) 00672 { 00673 return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); 00674 } 00675 else 00676 { 00677 return(0U); 00678 } 00679 } 00680 00681 00682 /** 00683 \brief Disable Interrupt 00684 \details Disables a device specific interrupt in the NVIC interrupt controller. 00685 \param [in] IRQn Device specific interrupt number. 00686 \note IRQn must not be negative. 00687 */ 00688 __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) 00689 { 00690 if ((int32_t)(IRQn) >= 0) 00691 { 00692 NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); 00693 __DSB(); 00694 __ISB(); 00695 } 00696 } 00697 00698 00699 /** 00700 \brief Get Pending Interrupt 00701 \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. 00702 \param [in] IRQn Device specific interrupt number. 00703 \return 0 Interrupt status is not pending. 00704 \return 1 Interrupt status is pending. 00705 \note IRQn must not be negative. 00706 */ 00707 __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) 00708 { 00709 if ((int32_t)(IRQn) >= 0) 00710 { 00711 return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); 00712 } 00713 else 00714 { 00715 return(0U); 00716 } 00717 } 00718 00719 00720 /** 00721 \brief Set Pending Interrupt 00722 \details Sets the pending bit of a device specific interrupt in the NVIC pending register. 00723 \param [in] IRQn Device specific interrupt number. 00724 \note IRQn must not be negative. 00725 */ 00726 __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) 00727 { 00728 if ((int32_t)(IRQn) >= 0) 00729 { 00730 NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); 00731 } 00732 } 00733 00734 00735 /** 00736 \brief Clear Pending Interrupt 00737 \details Clears the pending bit of a device specific interrupt in the NVIC pending register. 00738 \param [in] IRQn Device specific interrupt number. 00739 \note IRQn must not be negative. 00740 */ 00741 __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) 00742 { 00743 if ((int32_t)(IRQn) >= 0) 00744 { 00745 NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); 00746 } 00747 } 00748 00749 00750 /** 00751 \brief Set Interrupt Priority 00752 \details Sets the priority of a device specific interrupt or a processor exception. 00753 The interrupt number can be positive to specify a device specific interrupt, 00754 or negative to specify a processor exception. 00755 \param [in] IRQn Interrupt number. 00756 \param [in] priority Priority to set. 00757 \note The priority cannot be set for every processor exception. 00758 */ 00759 __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) 00760 { 00761 if ((int32_t)(IRQn) >= 0) 00762 { 00763 NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | 00764 (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); 00765 } 00766 else 00767 { 00768 SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | 00769 (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); 00770 } 00771 } 00772 00773 00774 /** 00775 \brief Get Interrupt Priority 00776 \details Reads the priority of a device specific interrupt or a processor exception. 00777 The interrupt number can be positive to specify a device specific interrupt, 00778 or negative to specify a processor exception. 00779 \param [in] IRQn Interrupt number. 00780 \return Interrupt Priority. 00781 Value is aligned automatically to the implemented priority bits of the microcontroller. 00782 */ 00783 __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) 00784 { 00785 00786 if ((int32_t)(IRQn) >= 0) 00787 { 00788 return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); 00789 } 00790 else 00791 { 00792 return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); 00793 } 00794 } 00795 00796 00797 /** 00798 \brief Encode Priority 00799 \details Encodes the priority for an interrupt with the given priority group, 00800 preemptive priority value, and subpriority value. 00801 In case of a conflict between priority grouping and available 00802 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. 00803 \param [in] PriorityGroup Used priority group. 00804 \param [in] PreemptPriority Preemptive priority value (starting from 0). 00805 \param [in] SubPriority Subpriority value (starting from 0). 00806 \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). 00807 */ 00808 __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) 00809 { 00810 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ 00811 uint32_t PreemptPriorityBits; 00812 uint32_t SubPriorityBits; 00813 00814 PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); 00815 SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); 00816 00817 return ( 00818 ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | 00819 ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) 00820 ); 00821 } 00822 00823 00824 /** 00825 \brief Decode Priority 00826 \details Decodes an interrupt priority value with a given priority group to 00827 preemptive priority value and subpriority value. 00828 In case of a conflict between priority grouping and available 00829 priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. 00830 \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). 00831 \param [in] PriorityGroup Used priority group. 00832 \param [out] pPreemptPriority Preemptive priority value (starting from 0). 00833 \param [out] pSubPriority Subpriority value (starting from 0). 00834 */ 00835 __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) 00836 { 00837 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ 00838 uint32_t PreemptPriorityBits; 00839 uint32_t SubPriorityBits; 00840 00841 PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); 00842 SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); 00843 00844 *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); 00845 *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); 00846 } 00847 00848 00849 00850 /** 00851 \brief Set Interrupt Vector 00852 \details Sets an interrupt vector in SRAM based interrupt vector table. 00853 The interrupt number can be positive to specify a device specific interrupt, 00854 or negative to specify a processor exception. 00855 Address 0 must be mapped to SRAM. 00856 \param [in] IRQn Interrupt number 00857 \param [in] vector Address of interrupt handler function 00858 */ 00859 __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) 00860 { 00861 uint32_t *vectors = (uint32_t *)0x0U; 00862 vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; 00863 /* ARM Application Note 321 states that the M1 does not require the architectural barrier */ 00864 } 00865 00866 00867 /** 00868 \brief Get Interrupt Vector 00869 \details Reads an interrupt vector from interrupt vector table. 00870 The interrupt number can be positive to specify a device specific interrupt, 00871 or negative to specify a processor exception. 00872 \param [in] IRQn Interrupt number. 00873 \return Address of interrupt handler function 00874 */ 00875 __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) 00876 { 00877 uint32_t *vectors = (uint32_t *)0x0U; 00878 return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; 00879 } 00880 00881 00882 /** 00883 \brief System Reset 00884 \details Initiates a system reset request to reset the MCU. 00885 */ 00886 __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) 00887 { 00888 __DSB(); /* Ensure all outstanding memory accesses included 00889 buffered write are completed before reset */ 00890 SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | 00891 SCB_AIRCR_SYSRESETREQ_Msk); 00892 __DSB(); /* Ensure completion of memory access */ 00893 00894 for(;;) /* wait until reset */ 00895 { 00896 __NOP(); 00897 } 00898 } 00899 00900 /*@} end of CMSIS_Core_NVICFunctions */ 00901 00902 00903 /* ########################## FPU functions #################################### */ 00904 /** 00905 \ingroup CMSIS_Core_FunctionInterface 00906 \defgroup CMSIS_Core_FpuFunctions FPU Functions 00907 \brief Function that provides FPU type. 00908 @{ 00909 */ 00910 00911 /** 00912 \brief get FPU type 00913 \details returns the FPU type 00914 \returns 00915 - \b 0: No FPU 00916 - \b 1: Single precision FPU 00917 - \b 2: Double + Single precision FPU 00918 */ 00919 __STATIC_INLINE uint32_t SCB_GetFPUType(void) 00920 { 00921 return 0U; /* No FPU */ 00922 } 00923 00924 00925 /*@} end of CMSIS_Core_FpuFunctions */ 00926 00927 00928 00929 /* ################################## SysTick function ############################################ */ 00930 /** 00931 \ingroup CMSIS_Core_FunctionInterface 00932 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions 00933 \brief Functions that configure the System. 00934 @{ 00935 */ 00936 00937 #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) 00938 00939 /** 00940 \brief System Tick Configuration 00941 \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. 00942 Counter is in free running mode to generate periodic interrupts. 00943 \param [in] ticks Number of ticks between two interrupts. 00944 \return 0 Function succeeded. 00945 \return 1 Function failed. 00946 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the 00947 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b> 00948 must contain a vendor-specific implementation of this function. 00949 */ 00950 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) 00951 { 00952 if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) 00953 { 00954 return (1UL); /* Reload value impossible */ 00955 } 00956 00957 SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ 00958 NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ 00959 SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ 00960 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | 00961 SysTick_CTRL_TICKINT_Msk | 00962 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ 00963 return (0UL); /* Function successful */ 00964 } 00965 00966 #endif 00967 00968 /*@} end of CMSIS_Core_SysTickFunctions */ 00969 00970 00971 00972 00973 #ifdef __cplusplus 00974 } 00975 #endif 00976 00977 #endif /* __CORE_CM1_H_DEPENDANT */ 00978 00979 #endif /* __CMSIS_GENERIC */
Generated on Tue Jul 12 2022 15:37:14 by
1.7.2