![](/media/cache/img/default_profile.jpg.50x50_q85.jpg)
Please run it on your NUCLEO-L152
Embed:
(wiki syntax)
Show/hide line numbers
mcufriend_mbed.h
00001 #ifndef MCUFRIEND_MBED_H_ 00002 #define MCUFRIEND_MBED_H_ 00003 00004 #include <mbed.h> 00005 00006 #if defined(USE_SERIAL) 00007 #include "mcufriend_keil_spi.h" 00008 #else 00009 00010 BusOut digitalL(D0, D1, D2, D3, D4, D5, D6, D7); 00011 BusOut digitalH(D8, D9, D10, D11, D12, D13, NC, NC); 00012 BusOut analog(A0, A1, A2, A3, A4, A5, NC, NC); 00013 00014 #include "pin_shield_1.h" //shield pin macros e.g. A2_PORT, PIN_OUTPUT() 00015 #include "pin_shield_8.h" //macros for write_8(), read_8(), setWriteDir(), ... 00016 00017 // control pins as used in MCUFRIEND shields 00018 #define RD_PORT A0_PORT 00019 #define RD_PIN A0_PIN 00020 #define WR_PORT A1_PORT 00021 #define WR_PIN A1_PIN 00022 #define CD_PORT A2_PORT 00023 #define CD_PIN A2_PIN 00024 #define CS_PORT A3_PORT 00025 #define CS_PIN A3_PIN 00026 #define RESET_PORT A4_PORT 00027 #define RESET_PIN A4_PIN 00028 00029 // general purpose pin macros 00030 #define RD_ACTIVE PIN_LOW(RD_PORT, RD_PIN) 00031 #define RD_IDLE PIN_HIGH(RD_PORT, RD_PIN) 00032 #define RD_OUTPUT PIN_OUTPUT(RD_PORT, RD_PIN) 00033 #define WR_ACTIVE PIN_LOW(WR_PORT, WR_PIN) 00034 #define WR_IDLE PIN_HIGH(WR_PORT, WR_PIN) 00035 #define WR_OUTPUT PIN_OUTPUT(WR_PORT, WR_PIN) 00036 #define CD_COMMAND PIN_LOW(CD_PORT, CD_PIN) 00037 #define CD_DATA PIN_HIGH(CD_PORT, CD_PIN) 00038 #define CD_OUTPUT PIN_OUTPUT(CD_PORT, CD_PIN) 00039 #define CS_ACTIVE PIN_LOW(CS_PORT, CS_PIN) 00040 #define CS_IDLE PIN_HIGH(CS_PORT, CS_PIN) 00041 #define CS_OUTPUT PIN_OUTPUT(CS_PORT, CS_PIN) 00042 #define RESET_ACTIVE PIN_LOW(RESET_PORT, RESET_PIN) 00043 #define RESET_IDLE PIN_HIGH(RESET_PORT, RESET_PIN) 00044 #define RESET_OUTPUT PIN_OUTPUT(RESET_PORT, RESET_PIN) 00045 00046 #define WR_ACTIVE2 {WR_ACTIVE; WR_ACTIVE;} 00047 #define WR_ACTIVE4 {WR_ACTIVE2; WR_ACTIVE2;} 00048 #define WR_ACTIVE8 {WR_ACTIVE4; WR_ACTIVE4;} 00049 #define RD_ACTIVE2 {RD_ACTIVE; RD_ACTIVE;} 00050 #define RD_ACTIVE4 {RD_ACTIVE2; RD_ACTIVE2;} 00051 #define RD_ACTIVE8 {RD_ACTIVE4; RD_ACTIVE4;} 00052 #define RD_ACTIVE16 {RD_ACTIVE8; RD_ACTIVE8;} 00053 #define WR_IDLE2 {WR_IDLE; WR_IDLE;} 00054 #define WR_IDLE4 {WR_IDLE2; WR_IDLE2;} 00055 #define RD_IDLE2 {RD_IDLE; RD_IDLE;} 00056 #define RD_IDLE4 {RD_IDLE2; RD_IDLE2;} 00057 00058 #if defined(__MK20DX128__) || defined(___MK20DX256__) // Teensy3.0 || 3.2 96MHz 00059 #define WRITE_DELAY { WR_ACTIVE2; } 00060 #define READ_DELAY { RD_ACTIVE4; RD_ACTIVE; } 00061 #elif defined(__MK64FX512__) || defined(TARGET_M4) // Teensy3.5 120MHz thanks to PeteJohno 00062 #define WRITE_DELAY { WR_ACTIVE4; } 00063 #define READ_DELAY { RD_ACTIVE8; } 00064 #elif defined(__MK66FX1M0__) || defined(TARGET_M4) // Teensy3.6 180MHz untested. delays can possibly be reduced. 00065 #define WRITE_DELAY { WR_ACTIVE8; } 00066 #define READ_DELAY { RD_ACTIVE8; RD_ACTIVE8; } 00067 #elif defined(TARGET_M7) // Nucleo-F767 216MHz untested. delays can possibly be reduced. 00068 #define WRITE_DELAY { WR_ACTIVE8; WR_ACTIVE2; } 00069 #define IDLE_DELAY { WR_IDLE2;WR_IDLE; } 00070 #define READ_DELAY { RD_ACTIVE16; RD_ACTIVE16; RD_ACTIVE4; } 00071 #define READ_IDLE { RD_IDLE2;RD_IDLE; } 00072 #else 00073 //#error unspecified delays 00074 //#define WRITE_DELAY { WR_ACTIVE2; } 00075 //#define READ_DELAY { RD_ACTIVE4; RD_ACTIVE; } 00076 #define WRITE_DELAY 00077 #define READ_DELAY 00078 #endif 00079 00080 #if !defined(IDLE_DELAY) 00081 #define IDLE_DELAY WR_IDLE 00082 #endif 00083 #if !defined(READ_IDLE) 00084 #define READ_IDLE RD_IDLE 00085 #endif 00086 00087 // General macros. IOCLR registers are 1 cycle when optimised. 00088 #define WR_STROBE { WR_ACTIVE; WR_IDLE; } //PWLW=TWRL=50ns 00089 #define RD_STROBE RD_IDLE, RD_ACTIVE, RD_ACTIVE, RD_ACTIVE //PWLR=TRDL=150ns 00090 #define write8(d) { write_8(d); WRITE_DELAY; WR_STROBE; IDLE_DELAY; } // STROBEs are defined later 00091 #define write16(x) { uint8_t h = (x)>>8, l = x; write8(h); write8(l); } 00092 #define READ_8(dst) { RD_STROBE; READ_DELAY; dst = read_8(); READ_IDLE; } // read 250ns after RD_ACTIVE goes low 00093 #define READ_16(dst) { uint8_t hi; READ_8(hi); READ_8(dst); dst |= (hi << 8); } 00094 00095 #define CTL_INIT() { RD_OUTPUT; WR_OUTPUT; CD_OUTPUT; CS_OUTPUT; RESET_OUTPUT; } 00096 #define WriteCmd(x) { CD_COMMAND; write16(x); CD_DATA; } 00097 #define WriteData(x) { write16(x); } 00098 00099 #endif //!USE_SERIAL 00100 #endif //MCUFRIEND_KEIL_H_
Generated on Sat Jul 23 2022 01:16:42 by
![doxygen](doxygen.png)