Hal Drivers for L4

Dependents:   BSP OneHopeOnePrayer FINAL_AUDIO_RECORD AudioDemo

Fork of STM32L4xx_HAL_Driver by Senior Design: Sound Monitor

Embed: (wiki syntax)

« Back to documentation index

stm32l4xx_ll_cortex.h File Reference

stm32l4xx_ll_cortex.h File Reference

Header file of CORTEX LL module. More...

Go to the source code of this file.

Functions

__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag (void)
 This function checks if the Systick counter flag is active or not.
__STATIC_INLINE void LL_SYSTICK_SetClkSource (uint32_t Source)
 Configures the SysTick clock source STK_CTRL CLKSOURCE LL_SYSTICK_SetClkSource.
__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource (void)
 Get the SysTick clock source STK_CTRL CLKSOURCE LL_SYSTICK_GetClkSource.
__STATIC_INLINE void LL_SYSTICK_EnableIT (void)
 Enable SysTick exception request STK_CTRL TICKINT LL_SYSTICK_EnableIT.
__STATIC_INLINE void LL_SYSTICK_DisableIT (void)
 Disable SysTick exception request STK_CTRL TICKINT LL_SYSTICK_DisableIT.
__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT (void)
 Checks if the SYSTICK interrupt is enabled or disabled.
__STATIC_INLINE void LL_LPM_EnableSleep (void)
 Processor uses sleep as its low power mode SCB_SCR SLEEPDEEP LL_LPM_EnableSleep.
__STATIC_INLINE void LL_LPM_EnableDeepSleep (void)
 Processor uses deep sleep as its low power mode SCB_SCR SLEEPDEEP LL_LPM_EnableDeepSleep.
__STATIC_INLINE void LL_LPM_EnableSleepOnExit (void)
 Configures sleep-on-exit when returning from Handler mode to Thread mode.
__STATIC_INLINE void LL_LPM_DisableSleepOnExit (void)
 Do not sleep when returning to Thread mode.
__STATIC_INLINE void LL_LPM_EnableEventOnPend (void)
 Enabled events and all interrupts, including disabled interrupts, can wakeup the processor.
__STATIC_INLINE void LL_LPM_DisableEventOnPend (void)
 Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded SCB_SCR SEVEONPEND LL_LPM_DisableEventOnPend.
__STATIC_INLINE void LL_HANDLER_EnableFault (uint32_t Fault)
 Enable a fault in System handler control register (SHCSR) SCB_SHCSR MEMFAULTENA LL_HANDLER_EnableFault.
__STATIC_INLINE void LL_HANDLER_DisableFault (uint32_t Fault)
 Disable a fault in System handler control register (SHCSR) SCB_SHCSR MEMFAULTENA LL_HANDLER_DisableFault.
__STATIC_INLINE uint32_t LL_CPUID_GetImplementer (void)
 Get Implementer code SCB_CPUID IMPLEMENTER LL_CPUID_GetImplementer.
__STATIC_INLINE uint32_t LL_CPUID_GetVariant (void)
 Get Variant number (The r value in the rnpnproduct revision identifier) SCB_CPUID VARIANT LL_CPUID_GetVariant.
__STATIC_INLINE uint32_t LL_CPUID_GetConstant (void)
 Get Constant number (architecture) SCB_CPUID ARCHITECTURE LL_CPUID_GetConstant.
__STATIC_INLINE uint32_t LL_CPUID_GetParNo (void)
 Get Constant number (architecture) SCB_CPUID PARTNO LL_CPUID_GetParNo.
__STATIC_INLINE uint32_t LL_CPUID_GetRevision (void)
 Get Revision number (The p value in the rnpnproduct revision identifier, indicates patch release) SCB_CPUID REVISION LL_CPUID_GetRevision.
__STATIC_INLINE void LL_MPU_Enable (uint32_t Options)
 Enable MPU with input options MPU_CTRL ENABLE LL_MPU_Enable.
__STATIC_INLINE void LL_MPU_Disable (void)
 Disable MPU MPU_CTRL ENABLE LL_MPU_Disable.
__STATIC_INLINE uint32_t LL_MPU_IsEnabled (void)
 Check if MPU is enabled or not MPU_CTRL ENABLE LL_MPU_IsEnabled.
__STATIC_INLINE void LL_MPU_EnableRegion (uint32_t Region)
 Enable a MPU region MPU_RASR ENABLE LL_MPU_EnableRegion.
__STATIC_INLINE void LL_MPU_ConfigRegion (uint32_t Region, uint32_t SubRegionDisable, uint32_t Address, uint32_t Attributes)
 Configure and enable a region MPU_RNR REGION LL_MPU_ConfigRegion
MPU_RBAR REGION LL_MPU_ConfigRegion
MPU_RBAR ADDR LL_MPU_ConfigRegion
MPU_RASR XN LL_MPU_ConfigRegion
MPU_RASR AP LL_MPU_ConfigRegion
MPU_RASR S LL_MPU_ConfigRegion
MPU_RASR C LL_MPU_ConfigRegion
MPU_RASR B LL_MPU_ConfigRegion
MPU_RASR SIZE LL_MPU_ConfigRegion.
__STATIC_INLINE void LL_MPU_DisableRegion (uint32_t Region)
 Disable a region MPU_RNR REGION LL_MPU_DisableRegion
MPU_RASR ENABLE LL_MPU_DisableRegion.

Detailed Description

Header file of CORTEX LL module.

Author:
MCD Application Team
Version:
V1.1.0
Date:
16-September-2015
  ==============================================================================
                     ##### How to use this driver #####
  ==============================================================================
    [..]
    The LL CORTEX driver contains a set of generic APIs that can be
    used by user:
      (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick
          functions
      (+) Low power mode configuration (SCB register of Cortex-MCU)
      (+) MPU API to configure and enable regions
      (+) API to access to MCU info (CPUID register)
      (+) API to enable fault handler (SHCSR accesses)

  
Attention:

© COPYRIGHT(c) 2015 STMicroelectronics

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. 3. Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Definition in file stm32l4xx_ll_cortex.h.