Mistake on this page?
Report an issue in GitHub or email us
smsc9220_emac_config.h
1 /*
2  * Copyright (c) 2019 Arm Limited
3  * SPDX-License-Identifier: Apache-2.0
4  *
5  * Licensed under the Apache License, Version 2.0 (the "License");
6  * you may not use this file except in compliance with the License.
7  * You may obtain a copy of the License at
8  *
9  * http://www.apache.org/licenses/LICENSE-2.0
10  *
11  * Unless required by applicable law or agreed to in writing, software
12  * distributed under the License is distributed on an "AS IS" BASIS,
13  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
14  * See the License for the specific language governing permissions and
15  * limitations under the License.
16  */
17 
18 #ifndef SMSC9220_EMAC_CONFIG_H
19 #define SMSC9220_EMAC_CONFIG_H
20 
21 #include "cmsis_os.h"
22 
23 #define SMSC9220_HWADDR_SIZE 6U
24 #define SMSC9220_BUFF_ALIGNMENT 4U
25 
26 /*
27  * Maximum Transfer Unit
28  * The IEEE 802.3 specification limits the data portion of the 802.3 frame
29  * to a minimum of 46 and a maximum of 1522 bytes, this is on L2 level.
30  */
31 #define SMSC9220_ETH_MTU_SIZE 1500U
32 #define SMSC9220_ETH_IF_NAME "smsc9220"
33 #define SMSC9220_ETH_MAX_FRAME_SIZE 1522U
34 
35 /** \brief Defines for receiver thread */
36 #define FLAG_RX 1U
37 #define LINK_STATUS_THREAD_PRIORITY (osPriorityNormal)
38 #define LINK_STATUS_THREAD_STACKSIZE 512U
39 #define LINK_STATUS_TASK_PERIOD_MS 200ms
40 #define PHY_STATE_LINK_DOWN false
41 #define PHY_STATE_LINK_UP true
42 #define CRC_LENGTH_BYTES 4U
43 
44 #endif /* SMSC9220_EMAC_CONFIG_H */
Important Information for this Arm website

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.