Mistake on this page?
Report an issue in GitHub or email us
spi_fpga_test.h
1 /* mbed Microcontroller Library
2  * Copyright (c) 2019 ARM Limited
3  * SPDX-License-Identifier: Apache-2.0
4  *
5  * Licensed under the Apache License, Version 2.0 (the "License");
6  * you may not use this file except in compliance with the License.
7  * You may obtain a copy of the License at
8  *
9  * http://www.apache.org/licenses/LICENSE-2.0
10  *
11  * Unless required by applicable law or agreed to in writing, software
12  * distributed under the License is distributed on an "AS IS" BASIS,
13  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
14  * See the License for the specific language governing permissions and
15  * limitations under the License.
16  */
17 
18 /** \addtogroup hal_GeneralSPI_tests */
19 /** @{*/
20 
21 #ifndef MBED_FPGA_SPI_TEST_H
22 #define MBED_FPGA_SPI_TEST_H
23 
24 #if DEVICE_SPI
25 
26 #ifdef __cplusplus
27 extern "C" {
28 #endif
29 
30 /** Test that the spi-Master can be initialized/de-initialized using all possible
31  * SPI pins.
32  *
33  * Given board provides SPI-Master support.
34  * When SPI-Master is initialized (and then de-initialized) using valid set of SPI pins.
35  * Then the operation is successfull.
36  *
37  */
38 void fpga_spi_test_init_free(PinName mosi, PinName miso, PinName sclk, PinName ssel);
39 
40 /** Test that the SPI-Master transfer can be performed in various configurations (SSEL handled by hardware).
41  *
42  * Given board provides SPI-Master support.
43  * When SPI transmission is performed using different settings.
44  * Then data is successfully transferred.
45  *
46  */
47 void fpga_spi_test_common(PinName mosi, PinName miso, PinName sclk, PinName ssel);
48 
49 /** Test that the SPI-Master transfer can be performed in various configurations (SSEL handled manually).
50  *
51  * Given board provides SPI-Master support.
52  * When SPI transmission is performed using different settings.
53  * Then data is successfully transferred.
54  *
55  */
56 void fpga_spi_test_common_no_ss(PinName mosi, PinName miso, PinName sclk);
57 
58 /**@}*/
59 
60 #ifdef __cplusplus
61 }
62 #endif
63 
64 #endif
65 
66 #endif
67 
68 /**@}*/
void fpga_spi_test_init_free(PinName mosi, PinName miso, PinName sclk, PinName ssel)
Test that the spi-Master can be initialized/de-initialized using all possible SPI pins...
void fpga_spi_test_common(PinName mosi, PinName miso, PinName sclk, PinName ssel)
Test that the SPI-Master transfer can be performed in various configurations (SSEL handled by hardwar...
void fpga_spi_test_common_no_ss(PinName mosi, PinName miso, PinName sclk)
Test that the SPI-Master transfer can be performed in various configurations (SSEL handled manually)...
Important Information for this Arm website

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work.