An attempt to offset the load and execute regions using the scatter file
ITM_Type Struct Reference
[Instrumentation Trace Macrocell (ITM)]
Structure type to access the Instrumentation Trace Macrocell Register (ITM). More...
#include <core_cm3.h>
Data Fields | |
| union { | |
| __O uint8_t u8 | |
| __O uint16_t u16 | |
| __O uint32_t u32 | |
| } | PORT [32] |
| __IO uint32_t | TER |
| __IO uint32_t | TPR |
| __IO uint32_t | TCR |
| __O uint32_t | IWR |
| __I uint32_t | IRR |
| __IO uint32_t | IMCR |
| __O uint32_t | LAR |
| __I uint32_t | LSR |
| __I uint32_t | PID4 |
| __I uint32_t | PID5 |
| __I uint32_t | PID6 |
| __I uint32_t | PID7 |
| __I uint32_t | PID0 |
| __I uint32_t | PID1 |
| __I uint32_t | PID2 |
| __I uint32_t | PID3 |
| __I uint32_t | CID0 |
| __I uint32_t | CID1 |
| __I uint32_t | CID2 |
| __I uint32_t | CID3 |
Detailed Description
Structure type to access the Instrumentation Trace Macrocell Register (ITM).
Definition at line 625 of file core_cm3.h.
Field Documentation
| __I uint32_t CID0 |
Offset: 0xFF0 (R/ ) ITM Component Identification Register #0
Definition at line 655 of file core_cm3.h.
| __I uint32_t CID1 |
Offset: 0xFF4 (R/ ) ITM Component Identification Register #1
Definition at line 656 of file core_cm3.h.
| __I uint32_t CID2 |
Offset: 0xFF8 (R/ ) ITM Component Identification Register #2
Definition at line 657 of file core_cm3.h.
| __I uint32_t CID3 |
Offset: 0xFFC (R/ ) ITM Component Identification Register #3
Definition at line 658 of file core_cm3.h.
| __IO uint32_t IMCR |
Offset: 0xF00 (R/W) ITM Integration Mode Control Register
Definition at line 642 of file core_cm3.h.
| __I uint32_t IRR |
Offset: 0xEFC (R/ ) ITM Integration Read Register
Definition at line 641 of file core_cm3.h.
| __O uint32_t IWR |
Offset: 0xEF8 ( /W) ITM Integration Write Register
Definition at line 640 of file core_cm3.h.
| __O uint32_t LAR |
Offset: 0xFB0 ( /W) ITM Lock Access Register
Definition at line 644 of file core_cm3.h.
| __I uint32_t LSR |
Offset: 0xFB4 (R/ ) ITM Lock Status Register
Definition at line 645 of file core_cm3.h.
| __I uint32_t PID0 |
Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0
Definition at line 651 of file core_cm3.h.
| __I uint32_t PID1 |
Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1
Definition at line 652 of file core_cm3.h.
| __I uint32_t PID2 |
Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2
Definition at line 653 of file core_cm3.h.
| __I uint32_t PID3 |
Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3
Definition at line 654 of file core_cm3.h.
| __I uint32_t PID4 |
Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4
Definition at line 647 of file core_cm3.h.
| __I uint32_t PID5 |
Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5
Definition at line 648 of file core_cm3.h.
| __I uint32_t PID6 |
Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6
Definition at line 649 of file core_cm3.h.
| __I uint32_t PID7 |
Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7
Definition at line 650 of file core_cm3.h.
| __O { ... } PORT[32] |
Offset: 0x000 ( /W) ITM Stimulus Port Registers
| __IO uint32_t TCR |
Offset: 0xE80 (R/W) ITM Trace Control Register
Definition at line 638 of file core_cm3.h.
| __IO uint32_t TER |
Offset: 0xE00 (R/W) ITM Trace Enable Register
Definition at line 634 of file core_cm3.h.
| __IO uint32_t TPR |
Offset: 0xE40 (R/W) ITM Trace Privilege Register
Definition at line 636 of file core_cm3.h.
| __O uint16_t u16 |
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit
Definition at line 630 of file core_cm3.h.
| __O uint32_t u32 |
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit
Definition at line 631 of file core_cm3.h.
| __O uint8_t u8 |
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit
Definition at line 629 of file core_cm3.h.
Generated on Thu Jul 14 2022 07:43:04 by
1.7.2