Sérgio Natan / Mbed OS luva_tatil_repo

teste

Dependencies:   BurstSPI Fonts

MMA8451Q.cpp@0:cf17b1f16335, 2017-10-24 (annotated)

Committer:
sergionatan
Date:
Tue Oct 24 20:12:54 2017 +0000
Revision:
0:cf17b1f16335
Initial commit

Who changed what in which revision?

UserRevisionLine numberNew contents of line
sergionatan 0:cf17b1f16335 1 /* Copyright (c) 2010-2011 mbed.org, MIT License
sergionatan 0:cf17b1f16335 2 *
sergionatan 0:cf17b1f16335 3 * Permission is hereby granted, free of charge, to any person obtaining a copy of this software
sergionatan 0:cf17b1f16335 4 * and associated documentation files (the "Software"), to deal in the Software without
sergionatan 0:cf17b1f16335 5 * restriction, including without limitation the rights to use, copy, modify, merge, publish,
sergionatan 0:cf17b1f16335 6 * distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the
sergionatan 0:cf17b1f16335 7 * Software is furnished to do so, subject to the following conditions:
sergionatan 0:cf17b1f16335 8 *
sergionatan 0:cf17b1f16335 9 * The above copyright notice and this permission notice shall be included in all copies or
sergionatan 0:cf17b1f16335 10 * substantial portions of the Software.
sergionatan 0:cf17b1f16335 11 *
sergionatan 0:cf17b1f16335 12 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING
sergionatan 0:cf17b1f16335 13 * BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
sergionatan 0:cf17b1f16335 14 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
sergionatan 0:cf17b1f16335 15 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
sergionatan 0:cf17b1f16335 16 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
sergionatan 0:cf17b1f16335 17 */
sergionatan 0:cf17b1f16335 18
sergionatan 0:cf17b1f16335 19 #include "MMA8451Q.h"
sergionatan 0:cf17b1f16335 20
sergionatan 0:cf17b1f16335 21 #define REG_WHO_AM_I 0x0D
sergionatan 0:cf17b1f16335 22 #define REG_CTRL_REG_1 0x2A
sergionatan 0:cf17b1f16335 23 #define REG_OUT_X_MSB 0x01
sergionatan 0:cf17b1f16335 24 #define REG_OUT_Y_MSB 0x03
sergionatan 0:cf17b1f16335 25 #define REG_OUT_Z_MSB 0x05
sergionatan 0:cf17b1f16335 26
sergionatan 0:cf17b1f16335 27 #define UINT14_MAX 16383
sergionatan 0:cf17b1f16335 28
sergionatan 0:cf17b1f16335 29 MMA8451Q::MMA8451Q(PinName sda, PinName scl, int addr) : m_i2c(sda, scl), m_addr(addr) {
sergionatan 0:cf17b1f16335 30 // activate the peripheral
sergionatan 0:cf17b1f16335 31 uint8_t data[2] = {REG_CTRL_REG_1, 0x01};
sergionatan 0:cf17b1f16335 32 writeRegs(data, 2);
sergionatan 0:cf17b1f16335 33 }
sergionatan 0:cf17b1f16335 34
sergionatan 0:cf17b1f16335 35 MMA8451Q::~MMA8451Q() { }
sergionatan 0:cf17b1f16335 36
sergionatan 0:cf17b1f16335 37 uint8_t MMA8451Q::getWhoAmI() {
sergionatan 0:cf17b1f16335 38 uint8_t who_am_i = 0;
sergionatan 0:cf17b1f16335 39 readRegs(REG_WHO_AM_I, &who_am_i, 1);
sergionatan 0:cf17b1f16335 40 return who_am_i;
sergionatan 0:cf17b1f16335 41 }
sergionatan 0:cf17b1f16335 42
sergionatan 0:cf17b1f16335 43 float MMA8451Q::getAccX() {
sergionatan 0:cf17b1f16335 44 return (float(getAccAxis(REG_OUT_X_MSB))/4096.0);
sergionatan 0:cf17b1f16335 45 }
sergionatan 0:cf17b1f16335 46
sergionatan 0:cf17b1f16335 47 float MMA8451Q::getAccY() {
sergionatan 0:cf17b1f16335 48 return (float(getAccAxis(REG_OUT_Y_MSB))/4096.0);
sergionatan 0:cf17b1f16335 49 }
sergionatan 0:cf17b1f16335 50
sergionatan 0:cf17b1f16335 51 float MMA8451Q::getAccZ() {
sergionatan 0:cf17b1f16335 52 return (float(getAccAxis(REG_OUT_Z_MSB))/4096.0);
sergionatan 0:cf17b1f16335 53 }
sergionatan 0:cf17b1f16335 54
sergionatan 0:cf17b1f16335 55 void MMA8451Q::getAccAllAxis(float * res) {
sergionatan 0:cf17b1f16335 56 res[0] = getAccX();
sergionatan 0:cf17b1f16335 57 res[1] = getAccY();
sergionatan 0:cf17b1f16335 58 res[2] = getAccZ();
sergionatan 0:cf17b1f16335 59 }
sergionatan 0:cf17b1f16335 60
sergionatan 0:cf17b1f16335 61 int16_t MMA8451Q::getAccAxis(uint8_t addr) {
sergionatan 0:cf17b1f16335 62 int16_t acc;
sergionatan 0:cf17b1f16335 63 uint8_t res[2];
sergionatan 0:cf17b1f16335 64 readRegs(addr, res, 2);
sergionatan 0:cf17b1f16335 65
sergionatan 0:cf17b1f16335 66 acc = (res[0] << 6) | (res[1] >> 2);
sergionatan 0:cf17b1f16335 67 if (acc > UINT14_MAX/2)
sergionatan 0:cf17b1f16335 68 acc -= UINT14_MAX;
sergionatan 0:cf17b1f16335 69
sergionatan 0:cf17b1f16335 70 return acc;
sergionatan 0:cf17b1f16335 71 }
sergionatan 0:cf17b1f16335 72
sergionatan 0:cf17b1f16335 73 void MMA8451Q::readRegs(int addr, uint8_t * data, int len) {
sergionatan 0:cf17b1f16335 74 char t[1] = {addr};
sergionatan 0:cf17b1f16335 75 m_i2c.write(m_addr, t, 1, true);
sergionatan 0:cf17b1f16335 76 m_i2c.read(m_addr, (char *)data, len);
sergionatan 0:cf17b1f16335 77 }
sergionatan 0:cf17b1f16335 78
sergionatan 0:cf17b1f16335 79 void MMA8451Q::writeRegs(uint8_t * data, int len) {
sergionatan 0:cf17b1f16335 80 m_i2c.write(m_addr, (char *)data, len);
sergionatan 0:cf17b1f16335 81 }