User | Revision | Line number | New contents of line |
segundo |
0:d7810ff946c1
|
1
|
//******************************************************************************
|
segundo |
0:d7810ff946c1
|
2
|
//*
|
segundo |
0:d7810ff946c1
|
3
|
//* FULLNAME: Single-Chip Microcontroller Real-Time Operating System
|
segundo |
0:d7810ff946c1
|
4
|
//*
|
segundo |
0:d7810ff946c1
|
5
|
//* NICKNAME: scmRTOS
|
segundo |
0:d7810ff946c1
|
6
|
//*
|
segundo |
0:d7810ff946c1
|
7
|
//* PROCESSOR: ARM Cortex-M3
|
segundo |
0:d7810ff946c1
|
8
|
//*
|
segundo |
0:d7810ff946c1
|
9
|
//* TOOLKIT: EWARM (IAR Systems)
|
segundo |
0:d7810ff946c1
|
10
|
//*
|
segundo |
0:d7810ff946c1
|
11
|
//* PURPOSE: Device Definitions
|
segundo |
0:d7810ff946c1
|
12
|
//*
|
segundo |
0:d7810ff946c1
|
13
|
//* Version: 3.10
|
segundo |
0:d7810ff946c1
|
14
|
//*
|
segundo |
0:d7810ff946c1
|
15
|
//* $Revision: 196 $
|
segundo |
0:d7810ff946c1
|
16
|
//* $Date:: 2008-06-19 #$
|
segundo |
0:d7810ff946c1
|
17
|
//*
|
segundo |
0:d7810ff946c1
|
18
|
//* Copyright (c) 2003-2010, Harry E. Zhurov
|
segundo |
0:d7810ff946c1
|
19
|
//*
|
segundo |
0:d7810ff946c1
|
20
|
//* Permission is hereby granted, free of charge, to any person
|
segundo |
0:d7810ff946c1
|
21
|
//* obtaining a copy of this software and associated documentation
|
segundo |
0:d7810ff946c1
|
22
|
//* files (the "Software"), to deal in the Software without restriction,
|
segundo |
0:d7810ff946c1
|
23
|
//* including without limitation the rights to use, copy, modify, merge,
|
segundo |
0:d7810ff946c1
|
24
|
//* publish, distribute, sublicense, and/or sell copies of the Software,
|
segundo |
0:d7810ff946c1
|
25
|
//* and to permit persons to whom the Software is furnished to do so,
|
segundo |
0:d7810ff946c1
|
26
|
//* subject to the following conditions:
|
segundo |
0:d7810ff946c1
|
27
|
//*
|
segundo |
0:d7810ff946c1
|
28
|
//* The above copyright notice and this permission notice shall be included
|
segundo |
0:d7810ff946c1
|
29
|
//* in all copies or substantial portions of the Software.
|
segundo |
0:d7810ff946c1
|
30
|
//*
|
segundo |
0:d7810ff946c1
|
31
|
//* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
segundo |
0:d7810ff946c1
|
32
|
//* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
segundo |
0:d7810ff946c1
|
33
|
//* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
|
segundo |
0:d7810ff946c1
|
34
|
//* IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
|
segundo |
0:d7810ff946c1
|
35
|
//* CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
|
segundo |
0:d7810ff946c1
|
36
|
//* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH
|
segundo |
0:d7810ff946c1
|
37
|
//* THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
segundo |
0:d7810ff946c1
|
38
|
//*
|
segundo |
0:d7810ff946c1
|
39
|
//* =================================================================
|
segundo |
0:d7810ff946c1
|
40
|
//* See http://scmrtos.sourceforge.net for documentation, latest
|
segundo |
0:d7810ff946c1
|
41
|
//* information, license and contact details.
|
segundo |
0:d7810ff946c1
|
42
|
//* =================================================================
|
segundo |
0:d7810ff946c1
|
43
|
//*
|
segundo |
0:d7810ff946c1
|
44
|
//******************************************************************************
|
segundo |
0:d7810ff946c1
|
45
|
//* Ported by Andrey Chuikin, Copyright (c) 2008-2010
|
segundo |
0:d7810ff946c1
|
46
|
|
segundo |
0:d7810ff946c1
|
47
|
#ifndef DEVICE_H
|
segundo |
0:d7810ff946c1
|
48
|
#define DEVICE_H
|
segundo |
0:d7810ff946c1
|
49
|
|
segundo |
0:d7810ff946c1
|
50
|
#include <commdefs.h>
|
segundo |
0:d7810ff946c1
|
51
|
|
segundo |
0:d7810ff946c1
|
52
|
//------------------------------------------------------------------------------
|
segundo |
0:d7810ff946c1
|
53
|
// Definitions for some processor registers in order to not include specific
|
segundo |
0:d7810ff946c1
|
54
|
// header file for various Cortex-M3 processor derivatives.
|
segundo |
0:d7810ff946c1
|
55
|
#define CPU_ICSR ( ( sfr_dword *) 0xE000ED04 ) // Interrupt Control State Register
|
segundo |
0:d7810ff946c1
|
56
|
#define CPU_SYSTICKCSR ( ( sfr_dword *) 0xE000E010 ) // SysTick Control and Status Register
|
segundo |
0:d7810ff946c1
|
57
|
#define CPU_SYSTICKCSR_EINT 0x02 // Bit for enable/disable SysTick interrupt
|
segundo |
0:d7810ff946c1
|
58
|
|
segundo |
0:d7810ff946c1
|
59
|
|
segundo |
0:d7810ff946c1
|
60
|
#endif /* DEVICE_H */
|