Ricardo Benitez / mbed

meh

Fork of mbed by mbed official

TARGET_MTS_MDOT_F405RG/stm32f4xx_hal_dma2d.h@110:165afa46840b, 2015-11-25 (annotated)

Committer:
Kojto
Date:
Wed Nov 25 13:21:40 2015 +0000
Revision:
110:165afa46840b
Parent:
106:ba1f97679dad 
Release 110  of the mbed library



Changes:

- new platforms - STM32F410R, DISCO_F429ZI, DISCO_F469NI

- Nucleo L476 - gcc and uvision template

- k22,k64f targets - ADC channels A addition

- EFM32 - bugfixes in sleep, serial and spi

- Delta DFCM NNN40 - pinnames update

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 92:4fc01daae5a5 1 /**
bogdanm 92:4fc01daae5a5 2 ******************************************************************************
bogdanm 92:4fc01daae5a5 3 * @file stm32f4xx_hal_dma2d.h
bogdanm 92:4fc01daae5a5 4 * @author MCD Application Team
Kojto 110:165afa46840b 5 * @version V1.4.1
Kojto 110:165afa46840b 6 * @date 09-October-2015
bogdanm 92:4fc01daae5a5 7 * @brief Header file of DMA2D HAL module.
bogdanm 92:4fc01daae5a5 8 ******************************************************************************
bogdanm 92:4fc01daae5a5 9 * @attention
bogdanm 92:4fc01daae5a5 10 *
Kojto 99:dbbf35b96557 11 * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
bogdanm 92:4fc01daae5a5 12 *
bogdanm 92:4fc01daae5a5 13 * Redistribution and use in source and binary forms, with or without modification,
bogdanm 92:4fc01daae5a5 14 * are permitted provided that the following conditions are met:
bogdanm 92:4fc01daae5a5 15 * 1. Redistributions of source code must retain the above copyright notice,
bogdanm 92:4fc01daae5a5 16 * this list of conditions and the following disclaimer.
bogdanm 92:4fc01daae5a5 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
bogdanm 92:4fc01daae5a5 18 * this list of conditions and the following disclaimer in the documentation
bogdanm 92:4fc01daae5a5 19 * and/or other materials provided with the distribution.
bogdanm 92:4fc01daae5a5 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
bogdanm 92:4fc01daae5a5 21 * may be used to endorse or promote products derived from this software
bogdanm 92:4fc01daae5a5 22 * without specific prior written permission.
bogdanm 92:4fc01daae5a5 23 *
bogdanm 92:4fc01daae5a5 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 92:4fc01daae5a5 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 92:4fc01daae5a5 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
bogdanm 92:4fc01daae5a5 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
bogdanm 92:4fc01daae5a5 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
bogdanm 92:4fc01daae5a5 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
bogdanm 92:4fc01daae5a5 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
bogdanm 92:4fc01daae5a5 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
bogdanm 92:4fc01daae5a5 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
bogdanm 92:4fc01daae5a5 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
bogdanm 92:4fc01daae5a5 34 *
bogdanm 92:4fc01daae5a5 35 ******************************************************************************
bogdanm 92:4fc01daae5a5 36 */
bogdanm 92:4fc01daae5a5 37
bogdanm 92:4fc01daae5a5 38 /* Define to prevent recursive inclusion -------------------------------------*/
bogdanm 92:4fc01daae5a5 39 #ifndef __STM32F4xx_HAL_DMA2D_H
bogdanm 92:4fc01daae5a5 40 #define __STM32F4xx_HAL_DMA2D_H
bogdanm 92:4fc01daae5a5 41
bogdanm 92:4fc01daae5a5 42 #ifdef __cplusplus
bogdanm 92:4fc01daae5a5 43 extern "C" {
bogdanm 92:4fc01daae5a5 44 #endif
bogdanm 92:4fc01daae5a5 45
Kojto 110:165afa46840b 46 #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
Kojto 110:165afa46840b 47 defined(STM32F469xx) || defined(STM32F479xx)
bogdanm 92:4fc01daae5a5 48 /* Includes ------------------------------------------------------------------*/
bogdanm 92:4fc01daae5a5 49 #include "stm32f4xx_hal_def.h"
bogdanm 92:4fc01daae5a5 50
bogdanm 92:4fc01daae5a5 51 /** @addtogroup STM32F4xx_HAL_Driver
bogdanm 92:4fc01daae5a5 52 * @{
bogdanm 92:4fc01daae5a5 53 */
bogdanm 92:4fc01daae5a5 54
Kojto 99:dbbf35b96557 55 /** @defgroup DMA2D DMA2D
Kojto 99:dbbf35b96557 56 * @brief DMA2D HAL module driver
bogdanm 92:4fc01daae5a5 57 * @{
Kojto 99:dbbf35b96557 58 */
Kojto 99:dbbf35b96557 59
bogdanm 92:4fc01daae5a5 60 /* Exported types ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 61 /** @defgroup DMA2D_Exported_Types DMA2D Exported Types
Kojto 99:dbbf35b96557 62 * @{
Kojto 99:dbbf35b96557 63 */
bogdanm 92:4fc01daae5a5 64 #define MAX_DMA2D_LAYER 2
bogdanm 92:4fc01daae5a5 65
bogdanm 92:4fc01daae5a5 66 /**
bogdanm 92:4fc01daae5a5 67 * @brief DMA2D color Structure definition
bogdanm 92:4fc01daae5a5 68 */
bogdanm 92:4fc01daae5a5 69 typedef struct
bogdanm 92:4fc01daae5a5 70 {
bogdanm 92:4fc01daae5a5 71 uint32_t Blue; /*!< Configures the blue value.
bogdanm 92:4fc01daae5a5 72 This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. */
bogdanm 92:4fc01daae5a5 73
bogdanm 92:4fc01daae5a5 74 uint32_t Green; /*!< Configures the green value.
bogdanm 92:4fc01daae5a5 75 This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. */
bogdanm 92:4fc01daae5a5 76
bogdanm 92:4fc01daae5a5 77 uint32_t Red; /*!< Configures the red value.
bogdanm 92:4fc01daae5a5 78 This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. */
bogdanm 92:4fc01daae5a5 79 } DMA2D_ColorTypeDef;
bogdanm 92:4fc01daae5a5 80
bogdanm 92:4fc01daae5a5 81 /**
bogdanm 92:4fc01daae5a5 82 * @brief DMA2D CLUT Structure definition
bogdanm 92:4fc01daae5a5 83 */
bogdanm 92:4fc01daae5a5 84 typedef struct
bogdanm 92:4fc01daae5a5 85 {
bogdanm 92:4fc01daae5a5 86 uint32_t *pCLUT; /*!< Configures the DMA2D CLUT memory address.*/
bogdanm 92:4fc01daae5a5 87
bogdanm 92:4fc01daae5a5 88 uint32_t CLUTColorMode; /*!< configures the DMA2D CLUT color mode.
bogdanm 92:4fc01daae5a5 89 This parameter can be one value of @ref DMA2D_CLUT_CM */
bogdanm 92:4fc01daae5a5 90
bogdanm 92:4fc01daae5a5 91 uint32_t Size; /*!< configures the DMA2D CLUT size.
bogdanm 92:4fc01daae5a5 92 This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.*/
bogdanm 92:4fc01daae5a5 93 } DMA2D_CLUTCfgTypeDef;
bogdanm 92:4fc01daae5a5 94
bogdanm 92:4fc01daae5a5 95 /**
bogdanm 92:4fc01daae5a5 96 * @brief DMA2D Init structure definition
bogdanm 92:4fc01daae5a5 97 */
bogdanm 92:4fc01daae5a5 98 typedef struct
bogdanm 92:4fc01daae5a5 99 {
bogdanm 92:4fc01daae5a5 100 uint32_t Mode; /*!< configures the DMA2D transfer mode.
bogdanm 92:4fc01daae5a5 101 This parameter can be one value of @ref DMA2D_Mode */
bogdanm 92:4fc01daae5a5 102
bogdanm 92:4fc01daae5a5 103 uint32_t ColorMode; /*!< configures the color format of the output image.
bogdanm 92:4fc01daae5a5 104 This parameter can be one value of @ref DMA2D_Color_Mode */
bogdanm 92:4fc01daae5a5 105
bogdanm 92:4fc01daae5a5 106 uint32_t OutputOffset; /*!< Specifies the Offset value.
bogdanm 92:4fc01daae5a5 107 This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF. */
bogdanm 92:4fc01daae5a5 108 } DMA2D_InitTypeDef;
bogdanm 92:4fc01daae5a5 109
bogdanm 92:4fc01daae5a5 110 /**
bogdanm 92:4fc01daae5a5 111 * @brief DMA2D Layer structure definition
bogdanm 92:4fc01daae5a5 112 */
bogdanm 92:4fc01daae5a5 113 typedef struct
bogdanm 92:4fc01daae5a5 114 {
bogdanm 92:4fc01daae5a5 115 uint32_t InputOffset; /*!< configures the DMA2D foreground offset.
bogdanm 92:4fc01daae5a5 116 This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF. */
bogdanm 92:4fc01daae5a5 117
bogdanm 92:4fc01daae5a5 118 uint32_t InputColorMode; /*!< configures the DMA2D foreground color mode .
bogdanm 92:4fc01daae5a5 119 This parameter can be one value of @ref DMA2D_Input_Color_Mode */
bogdanm 92:4fc01daae5a5 120
bogdanm 92:4fc01daae5a5 121 uint32_t AlphaMode; /*!< configures the DMA2D foreground alpha mode.
bogdanm 92:4fc01daae5a5 122 This parameter can be one value of @ref DMA2D_ALPHA_MODE */
bogdanm 92:4fc01daae5a5 123
bogdanm 92:4fc01daae5a5 124 uint32_t InputAlpha; /*!< Specifies the DMA2D foreground alpha value and color value in case of A8 or A4 color mode.
bogdanm 92:4fc01daae5a5 125 This parameter must be a number between Min_Data = 0x00000000 and Max_Data = 0xFFFFFFFF
bogdanm 92:4fc01daae5a5 126 in case of A8 or A4 color mode (ARGB).
bogdanm 92:4fc01daae5a5 127 Otherwise, This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.*/
bogdanm 92:4fc01daae5a5 128
bogdanm 92:4fc01daae5a5 129 } DMA2D_LayerCfgTypeDef;
bogdanm 92:4fc01daae5a5 130
bogdanm 92:4fc01daae5a5 131 /**
bogdanm 92:4fc01daae5a5 132 * @brief HAL DMA2D State structures definition
bogdanm 92:4fc01daae5a5 133 */
bogdanm 92:4fc01daae5a5 134 typedef enum
bogdanm 92:4fc01daae5a5 135 {
bogdanm 92:4fc01daae5a5 136 HAL_DMA2D_STATE_RESET = 0x00, /*!< DMA2D not yet initialized or disabled */
bogdanm 92:4fc01daae5a5 137 HAL_DMA2D_STATE_READY = 0x01, /*!< Peripheral Initialized and ready for use */
bogdanm 92:4fc01daae5a5 138 HAL_DMA2D_STATE_BUSY = 0x02, /*!< an internal process is ongoing */
bogdanm 92:4fc01daae5a5 139 HAL_DMA2D_STATE_TIMEOUT = 0x03, /*!< Timeout state */
bogdanm 92:4fc01daae5a5 140 HAL_DMA2D_STATE_ERROR = 0x04, /*!< DMA2D state error */
bogdanm 92:4fc01daae5a5 141 HAL_DMA2D_STATE_SUSPEND = 0x05 /*!< DMA2D process is suspended */
bogdanm 92:4fc01daae5a5 142 }HAL_DMA2D_StateTypeDef;
bogdanm 92:4fc01daae5a5 143
bogdanm 92:4fc01daae5a5 144 /**
bogdanm 92:4fc01daae5a5 145 * @brief DMA2D handle Structure definition
bogdanm 92:4fc01daae5a5 146 */
bogdanm 92:4fc01daae5a5 147 typedef struct __DMA2D_HandleTypeDef
bogdanm 92:4fc01daae5a5 148 {
bogdanm 92:4fc01daae5a5 149 DMA2D_TypeDef *Instance; /*!< DMA2D Register base address */
bogdanm 92:4fc01daae5a5 150
bogdanm 92:4fc01daae5a5 151 DMA2D_InitTypeDef Init; /*!< DMA2D communication parameters */
bogdanm 92:4fc01daae5a5 152
bogdanm 92:4fc01daae5a5 153 void (* XferCpltCallback)(struct __DMA2D_HandleTypeDef * hdma2d); /*!< DMA2D transfer complete callback */
bogdanm 92:4fc01daae5a5 154
bogdanm 92:4fc01daae5a5 155 void (* XferErrorCallback)(struct __DMA2D_HandleTypeDef * hdma2d); /*!< DMA2D transfer error callback */
bogdanm 92:4fc01daae5a5 156
bogdanm 92:4fc01daae5a5 157 DMA2D_LayerCfgTypeDef LayerCfg[MAX_DMA2D_LAYER]; /*!< DMA2D Layers parameters */
bogdanm 92:4fc01daae5a5 158
bogdanm 92:4fc01daae5a5 159 HAL_LockTypeDef Lock; /*!< DMA2D Lock */
bogdanm 92:4fc01daae5a5 160
bogdanm 92:4fc01daae5a5 161 __IO HAL_DMA2D_StateTypeDef State; /*!< DMA2D transfer state */
bogdanm 92:4fc01daae5a5 162
bogdanm 92:4fc01daae5a5 163 __IO uint32_t ErrorCode; /*!< DMA2D Error code */
bogdanm 92:4fc01daae5a5 164 } DMA2D_HandleTypeDef;
bogdanm 92:4fc01daae5a5 165 /**
bogdanm 92:4fc01daae5a5 166 * @}
bogdanm 92:4fc01daae5a5 167 */
bogdanm 92:4fc01daae5a5 168
Kojto 99:dbbf35b96557 169 /* Exported constants --------------------------------------------------------*/
Kojto 99:dbbf35b96557 170 /** @defgroup DMA2D_Exported_Constants DMA2D Exported Constants
Kojto 99:dbbf35b96557 171 * @{
Kojto 99:dbbf35b96557 172 */
Kojto 99:dbbf35b96557 173
Kojto 99:dbbf35b96557 174 /** @defgroup DMA2D_Error_Code DMA2D Error Code
bogdanm 92:4fc01daae5a5 175 * @{
bogdanm 92:4fc01daae5a5 176 */
bogdanm 92:4fc01daae5a5 177 #define HAL_DMA2D_ERROR_NONE ((uint32_t)0x00000000) /*!< No error */
bogdanm 92:4fc01daae5a5 178 #define HAL_DMA2D_ERROR_TE ((uint32_t)0x00000001) /*!< Transfer error */
bogdanm 92:4fc01daae5a5 179 #define HAL_DMA2D_ERROR_CE ((uint32_t)0x00000002) /*!< Configuration error */
bogdanm 92:4fc01daae5a5 180 #define HAL_DMA2D_ERROR_TIMEOUT ((uint32_t)0x00000020) /*!< Timeout error */
bogdanm 92:4fc01daae5a5 181 /**
bogdanm 92:4fc01daae5a5 182 * @}
bogdanm 92:4fc01daae5a5 183 */
bogdanm 92:4fc01daae5a5 184
Kojto 99:dbbf35b96557 185 /** @defgroup DMA2D_Mode DMA2D Mode
bogdanm 92:4fc01daae5a5 186 * @{
bogdanm 92:4fc01daae5a5 187 */
bogdanm 92:4fc01daae5a5 188 #define DMA2D_M2M ((uint32_t)0x00000000) /*!< DMA2D memory to memory transfer mode */
bogdanm 92:4fc01daae5a5 189 #define DMA2D_M2M_PFC ((uint32_t)0x00010000) /*!< DMA2D memory to memory with pixel format conversion transfer mode */
bogdanm 92:4fc01daae5a5 190 #define DMA2D_M2M_BLEND ((uint32_t)0x00020000) /*!< DMA2D memory to memory with blending transfer mode */
bogdanm 92:4fc01daae5a5 191 #define DMA2D_R2M ((uint32_t)0x00030000) /*!< DMA2D register to memory transfer mode */
bogdanm 92:4fc01daae5a5 192 /**
bogdanm 92:4fc01daae5a5 193 * @}
bogdanm 92:4fc01daae5a5 194 */
bogdanm 92:4fc01daae5a5 195
Kojto 99:dbbf35b96557 196 /** @defgroup DMA2D_Color_Mode DMA2D Color Mode
bogdanm 92:4fc01daae5a5 197 * @{
bogdanm 92:4fc01daae5a5 198 */
bogdanm 92:4fc01daae5a5 199 #define DMA2D_ARGB8888 ((uint32_t)0x00000000) /*!< ARGB8888 DMA2D color mode */
bogdanm 92:4fc01daae5a5 200 #define DMA2D_RGB888 ((uint32_t)0x00000001) /*!< RGB888 DMA2D color mode */
bogdanm 92:4fc01daae5a5 201 #define DMA2D_RGB565 ((uint32_t)0x00000002) /*!< RGB565 DMA2D color mode */
bogdanm 92:4fc01daae5a5 202 #define DMA2D_ARGB1555 ((uint32_t)0x00000003) /*!< ARGB1555 DMA2D color mode */
bogdanm 92:4fc01daae5a5 203 #define DMA2D_ARGB4444 ((uint32_t)0x00000004) /*!< ARGB4444 DMA2D color mode */
bogdanm 92:4fc01daae5a5 204 /**
bogdanm 92:4fc01daae5a5 205 * @}
bogdanm 92:4fc01daae5a5 206 */
bogdanm 92:4fc01daae5a5 207
Kojto 99:dbbf35b96557 208 /** @defgroup DMA2D_COLOR_VALUE DMA2D COLOR VALUE
bogdanm 92:4fc01daae5a5 209 * @{
bogdanm 92:4fc01daae5a5 210 */
bogdanm 92:4fc01daae5a5 211 #define COLOR_VALUE ((uint32_t)0x000000FF) /*!< color value mask */
bogdanm 92:4fc01daae5a5 212 /**
bogdanm 92:4fc01daae5a5 213 * @}
bogdanm 92:4fc01daae5a5 214 */
bogdanm 92:4fc01daae5a5 215
Kojto 99:dbbf35b96557 216 /** @defgroup DMA2D_SIZE DMA2D SIZE
bogdanm 92:4fc01daae5a5 217 * @{
bogdanm 92:4fc01daae5a5 218 */
bogdanm 92:4fc01daae5a5 219 #define DMA2D_PIXEL (DMA2D_NLR_PL >> 16) /*!< DMA2D pixel per line */
bogdanm 92:4fc01daae5a5 220 #define DMA2D_LINE DMA2D_NLR_NL /*!< DMA2D number of line */
bogdanm 92:4fc01daae5a5 221 /**
bogdanm 92:4fc01daae5a5 222 * @}
bogdanm 92:4fc01daae5a5 223 */
bogdanm 92:4fc01daae5a5 224
Kojto 99:dbbf35b96557 225 /** @defgroup DMA2D_Offset DMA2D Offset
bogdanm 92:4fc01daae5a5 226 * @{
bogdanm 92:4fc01daae5a5 227 */
bogdanm 92:4fc01daae5a5 228 #define DMA2D_OFFSET DMA2D_FGOR_LO /*!< Line Offset */
bogdanm 92:4fc01daae5a5 229 /**
bogdanm 92:4fc01daae5a5 230 * @}
bogdanm 92:4fc01daae5a5 231 */
bogdanm 92:4fc01daae5a5 232
Kojto 99:dbbf35b96557 233 /** @defgroup DMA2D_Input_Color_Mode DMA2D Input Color Mode
bogdanm 92:4fc01daae5a5 234 * @{
bogdanm 92:4fc01daae5a5 235 */
bogdanm 92:4fc01daae5a5 236 #define CM_ARGB8888 ((uint32_t)0x00000000) /*!< ARGB8888 color mode */
bogdanm 92:4fc01daae5a5 237 #define CM_RGB888 ((uint32_t)0x00000001) /*!< RGB888 color mode */
bogdanm 92:4fc01daae5a5 238 #define CM_RGB565 ((uint32_t)0x00000002) /*!< RGB565 color mode */
bogdanm 92:4fc01daae5a5 239 #define CM_ARGB1555 ((uint32_t)0x00000003) /*!< ARGB1555 color mode */
bogdanm 92:4fc01daae5a5 240 #define CM_ARGB4444 ((uint32_t)0x00000004) /*!< ARGB4444 color mode */
bogdanm 92:4fc01daae5a5 241 #define CM_L8 ((uint32_t)0x00000005) /*!< L8 color mode */
bogdanm 92:4fc01daae5a5 242 #define CM_AL44 ((uint32_t)0x00000006) /*!< AL44 color mode */
bogdanm 92:4fc01daae5a5 243 #define CM_AL88 ((uint32_t)0x00000007) /*!< AL88 color mode */
bogdanm 92:4fc01daae5a5 244 #define CM_L4 ((uint32_t)0x00000008) /*!< L4 color mode */
bogdanm 92:4fc01daae5a5 245 #define CM_A8 ((uint32_t)0x00000009) /*!< A8 color mode */
bogdanm 92:4fc01daae5a5 246 #define CM_A4 ((uint32_t)0x0000000A) /*!< A4 color mode */
bogdanm 92:4fc01daae5a5 247 /**
bogdanm 92:4fc01daae5a5 248 * @}
bogdanm 92:4fc01daae5a5 249 */
bogdanm 92:4fc01daae5a5 250
Kojto 99:dbbf35b96557 251 /** @defgroup DMA2D_ALPHA_MODE DMA2D ALPHA MODE
bogdanm 92:4fc01daae5a5 252 * @{
bogdanm 92:4fc01daae5a5 253 */
bogdanm 92:4fc01daae5a5 254 #define DMA2D_NO_MODIF_ALPHA ((uint32_t)0x00000000) /*!< No modification of the alpha channel value */
bogdanm 92:4fc01daae5a5 255 #define DMA2D_REPLACE_ALPHA ((uint32_t)0x00000001) /*!< Replace original alpha channel value by programmed alpha value */
bogdanm 92:4fc01daae5a5 256 #define DMA2D_COMBINE_ALPHA ((uint32_t)0x00000002) /*!< Replace original alpha channel value by programmed alpha value
bogdanm 92:4fc01daae5a5 257 with original alpha channel value */
bogdanm 92:4fc01daae5a5 258 /**
bogdanm 92:4fc01daae5a5 259 * @}
bogdanm 92:4fc01daae5a5 260 */
bogdanm 92:4fc01daae5a5 261
Kojto 99:dbbf35b96557 262 /** @defgroup DMA2D_CLUT_CM DMA2D CLUT CM
bogdanm 92:4fc01daae5a5 263 * @{
bogdanm 92:4fc01daae5a5 264 */
bogdanm 92:4fc01daae5a5 265 #define DMA2D_CCM_ARGB8888 ((uint32_t)0x00000000) /*!< ARGB8888 DMA2D C-LUT color mode */
bogdanm 92:4fc01daae5a5 266 #define DMA2D_CCM_RGB888 ((uint32_t)0x00000001) /*!< RGB888 DMA2D C-LUT color mode */
bogdanm 92:4fc01daae5a5 267 /**
bogdanm 92:4fc01daae5a5 268 * @}
bogdanm 92:4fc01daae5a5 269 */
bogdanm 92:4fc01daae5a5 270
Kojto 99:dbbf35b96557 271 /** @defgroup DMA2D_Size_Clut DMA2D Size Clut
bogdanm 92:4fc01daae5a5 272 * @{
bogdanm 92:4fc01daae5a5 273 */
bogdanm 92:4fc01daae5a5 274 #define DMA2D_CLUT_SIZE (DMA2D_FGPFCCR_CS >> 8) /*!< DMA2D C-LUT size */
bogdanm 92:4fc01daae5a5 275 /**
bogdanm 92:4fc01daae5a5 276 * @}
bogdanm 92:4fc01daae5a5 277 */
bogdanm 92:4fc01daae5a5 278
Kojto 99:dbbf35b96557 279 /** @defgroup DMA2D_DeadTime DMA2D DeadTime
bogdanm 92:4fc01daae5a5 280 * @{
bogdanm 92:4fc01daae5a5 281 */
bogdanm 92:4fc01daae5a5 282 #define LINE_WATERMARK DMA2D_LWR_LW
bogdanm 92:4fc01daae5a5 283 /**
bogdanm 92:4fc01daae5a5 284 * @}
bogdanm 92:4fc01daae5a5 285 */
bogdanm 92:4fc01daae5a5 286
Kojto 99:dbbf35b96557 287 /** @defgroup DMA2D_Interrupts DMA2D Interrupts
bogdanm 92:4fc01daae5a5 288 * @{
bogdanm 92:4fc01daae5a5 289 */
bogdanm 92:4fc01daae5a5 290 #define DMA2D_IT_CE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
bogdanm 92:4fc01daae5a5 291 #define DMA2D_IT_CTC DMA2D_CR_CTCIE /*!< C-LUT Transfer Complete Interrupt */
bogdanm 92:4fc01daae5a5 292 #define DMA2D_IT_CAE DMA2D_CR_CAEIE /*!< C-LUT Access Error Interrupt */
bogdanm 92:4fc01daae5a5 293 #define DMA2D_IT_TW DMA2D_CR_TWIE /*!< Transfer Watermark Interrupt */
bogdanm 92:4fc01daae5a5 294 #define DMA2D_IT_TC DMA2D_CR_TCIE /*!< Transfer Complete Interrupt */
bogdanm 92:4fc01daae5a5 295 #define DMA2D_IT_TE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
bogdanm 92:4fc01daae5a5 296 /**
bogdanm 92:4fc01daae5a5 297 * @}
bogdanm 92:4fc01daae5a5 298 */
bogdanm 92:4fc01daae5a5 299
Kojto 99:dbbf35b96557 300 /** @defgroup DMA2D_Flag DMA2D Flag
bogdanm 92:4fc01daae5a5 301 * @{
bogdanm 92:4fc01daae5a5 302 */
bogdanm 92:4fc01daae5a5 303 #define DMA2D_FLAG_CE DMA2D_ISR_CEIF /*!< Configuration Error Interrupt Flag */
bogdanm 92:4fc01daae5a5 304 #define DMA2D_FLAG_CTC DMA2D_ISR_CTCIF /*!< C-LUT Transfer Complete Interrupt Flag */
bogdanm 92:4fc01daae5a5 305 #define DMA2D_FLAG_CAE DMA2D_ISR_CAEIF /*!< C-LUT Access Error Interrupt Flag */
bogdanm 92:4fc01daae5a5 306 #define DMA2D_FLAG_TW DMA2D_ISR_TWIF /*!< Transfer Watermark Interrupt Flag */
bogdanm 92:4fc01daae5a5 307 #define DMA2D_FLAG_TC DMA2D_ISR_TCIF /*!< Transfer Complete Interrupt Flag */
bogdanm 92:4fc01daae5a5 308 #define DMA2D_FLAG_TE DMA2D_ISR_TEIF /*!< Transfer Error Interrupt Flag */
bogdanm 92:4fc01daae5a5 309 /**
bogdanm 92:4fc01daae5a5 310 * @}
bogdanm 92:4fc01daae5a5 311 */
bogdanm 92:4fc01daae5a5 312
bogdanm 92:4fc01daae5a5 313 /**
bogdanm 92:4fc01daae5a5 314 * @}
bogdanm 92:4fc01daae5a5 315 */
bogdanm 92:4fc01daae5a5 316 /* Exported macro ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 317 /** @defgroup DMA2D_Exported_Macros DMA2D Exported Macros
Kojto 99:dbbf35b96557 318 * @{
Kojto 99:dbbf35b96557 319 */
bogdanm 92:4fc01daae5a5 320
bogdanm 92:4fc01daae5a5 321 /** @brief Reset DMA2D handle state
bogdanm 92:4fc01daae5a5 322 * @param __HANDLE__: specifies the DMA2D handle.
bogdanm 92:4fc01daae5a5 323 * @retval None
bogdanm 92:4fc01daae5a5 324 */
bogdanm 92:4fc01daae5a5 325 #define __HAL_DMA2D_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA2D_STATE_RESET)
bogdanm 92:4fc01daae5a5 326
bogdanm 92:4fc01daae5a5 327 /**
bogdanm 92:4fc01daae5a5 328 * @brief Enable the DMA2D.
bogdanm 92:4fc01daae5a5 329 * @param __HANDLE__: DMA2D handle
bogdanm 92:4fc01daae5a5 330 * @retval None.
bogdanm 92:4fc01daae5a5 331 */
bogdanm 92:4fc01daae5a5 332 #define __HAL_DMA2D_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA2D_CR_START)
bogdanm 92:4fc01daae5a5 333
bogdanm 92:4fc01daae5a5 334 /**
bogdanm 92:4fc01daae5a5 335 * @brief Disable the DMA2D.
bogdanm 92:4fc01daae5a5 336 * @param __HANDLE__: DMA2D handle
bogdanm 92:4fc01daae5a5 337 * @retval None.
bogdanm 92:4fc01daae5a5 338 */
bogdanm 92:4fc01daae5a5 339 #define __HAL_DMA2D_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~DMA2D_CR_START)
bogdanm 92:4fc01daae5a5 340
bogdanm 92:4fc01daae5a5 341 /* Interrupt & Flag management */
bogdanm 92:4fc01daae5a5 342 /**
bogdanm 92:4fc01daae5a5 343 * @brief Get the DMA2D pending flags.
bogdanm 92:4fc01daae5a5 344 * @param __HANDLE__: DMA2D handle
bogdanm 92:4fc01daae5a5 345 * @param __FLAG__: Get the specified flag.
bogdanm 92:4fc01daae5a5 346 * This parameter can be any combination of the following values:
bogdanm 92:4fc01daae5a5 347 * @arg DMA2D_FLAG_CE: Configuration error flag
bogdanm 92:4fc01daae5a5 348 * @arg DMA2D_FLAG_CTC: C-LUT transfer complete flag
bogdanm 92:4fc01daae5a5 349 * @arg DMA2D_FLAG_CAE: C-LUT access error flag
bogdanm 92:4fc01daae5a5 350 * @arg DMA2D_FLAG_TW: Transfer Watermark flag
bogdanm 92:4fc01daae5a5 351 * @arg DMA2D_FLAG_TC: Transfer complete flag
bogdanm 92:4fc01daae5a5 352 * @arg DMA2D_FLAG_TE: Transfer error flag
bogdanm 92:4fc01daae5a5 353 * @retval The state of FLAG.
bogdanm 92:4fc01daae5a5 354 */
bogdanm 92:4fc01daae5a5 355 #define __HAL_DMA2D_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__))
bogdanm 92:4fc01daae5a5 356
bogdanm 92:4fc01daae5a5 357 /**
bogdanm 92:4fc01daae5a5 358 * @brief Clears the DMA2D pending flags.
bogdanm 92:4fc01daae5a5 359 * @param __HANDLE__: DMA2D handle
bogdanm 92:4fc01daae5a5 360 * @param __FLAG__: specifies the flag to clear.
bogdanm 92:4fc01daae5a5 361 * This parameter can be any combination of the following values:
bogdanm 92:4fc01daae5a5 362 * @arg DMA2D_FLAG_CE: Configuration error flag
bogdanm 92:4fc01daae5a5 363 * @arg DMA2D_FLAG_CTC: C-LUT transfer complete flag
bogdanm 92:4fc01daae5a5 364 * @arg DMA2D_FLAG_CAE: C-LUT access error flag
bogdanm 92:4fc01daae5a5 365 * @arg DMA2D_FLAG_TW: Transfer Watermark flag
bogdanm 92:4fc01daae5a5 366 * @arg DMA2D_FLAG_TC: Transfer complete flag
bogdanm 92:4fc01daae5a5 367 * @arg DMA2D_FLAG_TE: Transfer error flag
bogdanm 92:4fc01daae5a5 368 * @retval None
bogdanm 92:4fc01daae5a5 369 */
bogdanm 92:4fc01daae5a5 370 #define __HAL_DMA2D_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->IFCR = (__FLAG__))
bogdanm 92:4fc01daae5a5 371
bogdanm 92:4fc01daae5a5 372 /**
bogdanm 92:4fc01daae5a5 373 * @brief Enables the specified DMA2D interrupts.
bogdanm 92:4fc01daae5a5 374 * @param __HANDLE__: DMA2D handle
bogdanm 92:4fc01daae5a5 375 * @param __INTERRUPT__: specifies the DMA2D interrupt sources to be enabled.
bogdanm 92:4fc01daae5a5 376 * This parameter can be any combination of the following values:
bogdanm 92:4fc01daae5a5 377 * @arg DMA2D_IT_CE: Configuration error interrupt mask
bogdanm 92:4fc01daae5a5 378 * @arg DMA2D_IT_CTC: C-LUT transfer complete interrupt mask
bogdanm 92:4fc01daae5a5 379 * @arg DMA2D_IT_CAE: C-LUT access error interrupt mask
bogdanm 92:4fc01daae5a5 380 * @arg DMA2D_IT_TW: Transfer Watermark interrupt mask
bogdanm 92:4fc01daae5a5 381 * @arg DMA2D_IT_TC: Transfer complete interrupt mask
bogdanm 92:4fc01daae5a5 382 * @arg DMA2D_IT_TE: Transfer error interrupt mask
bogdanm 92:4fc01daae5a5 383 * @retval None
bogdanm 92:4fc01daae5a5 384 */
bogdanm 92:4fc01daae5a5 385 #define __HAL_DMA2D_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))
bogdanm 92:4fc01daae5a5 386
bogdanm 92:4fc01daae5a5 387 /**
bogdanm 92:4fc01daae5a5 388 * @brief Disables the specified DMA2D interrupts.
bogdanm 92:4fc01daae5a5 389 * @param __HANDLE__: DMA2D handle
bogdanm 92:4fc01daae5a5 390 * @param __INTERRUPT__: specifies the DMA2D interrupt sources to be disabled.
bogdanm 92:4fc01daae5a5 391 * This parameter can be any combination of the following values:
bogdanm 92:4fc01daae5a5 392 * @arg DMA2D_IT_CE: Configuration error interrupt mask
bogdanm 92:4fc01daae5a5 393 * @arg DMA2D_IT_CTC: C-LUT transfer complete interrupt mask
bogdanm 92:4fc01daae5a5 394 * @arg DMA2D_IT_CAE: C-LUT access error interrupt mask
bogdanm 92:4fc01daae5a5 395 * @arg DMA2D_IT_TW: Transfer Watermark interrupt mask
bogdanm 92:4fc01daae5a5 396 * @arg DMA2D_IT_TC: Transfer complete interrupt mask
bogdanm 92:4fc01daae5a5 397 * @arg DMA2D_IT_TE: Transfer error interrupt mask
bogdanm 92:4fc01daae5a5 398 * @retval None
bogdanm 92:4fc01daae5a5 399 */
bogdanm 92:4fc01daae5a5 400 #define __HAL_DMA2D_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))
bogdanm 92:4fc01daae5a5 401
bogdanm 92:4fc01daae5a5 402 /**
bogdanm 92:4fc01daae5a5 403 * @brief Checks whether the specified DMA2D interrupt has occurred or not.
bogdanm 92:4fc01daae5a5 404 * @param __HANDLE__: DMA2D handle
bogdanm 92:4fc01daae5a5 405 * @param __INTERRUPT__: specifies the DMA2D interrupt source to check.
bogdanm 92:4fc01daae5a5 406 * This parameter can be one of the following values:
bogdanm 92:4fc01daae5a5 407 * @arg DMA2D_IT_CE: Configuration error interrupt mask
bogdanm 92:4fc01daae5a5 408 * @arg DMA2D_IT_CTC: C-LUT transfer complete interrupt mask
bogdanm 92:4fc01daae5a5 409 * @arg DMA2D_IT_CAE: C-LUT access error interrupt mask
bogdanm 92:4fc01daae5a5 410 * @arg DMA2D_IT_TW: Transfer Watermark interrupt mask
bogdanm 92:4fc01daae5a5 411 * @arg DMA2D_IT_TC: Transfer complete interrupt mask
bogdanm 92:4fc01daae5a5 412 * @arg DMA2D_IT_TE: Transfer error interrupt mask
bogdanm 92:4fc01daae5a5 413 * @retval The state of INTERRUPT.
bogdanm 92:4fc01daae5a5 414 */
bogdanm 92:4fc01daae5a5 415 #define __HAL_DMA2D_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR & (__INTERRUPT__))
Kojto 99:dbbf35b96557 416 /**
Kojto 99:dbbf35b96557 417 * @}
Kojto 99:dbbf35b96557 418 */
bogdanm 92:4fc01daae5a5 419
bogdanm 92:4fc01daae5a5 420 /* Exported functions --------------------------------------------------------*/
Kojto 99:dbbf35b96557 421 /** @defgroup DMA2D_Exported_Functions DMA2D Exported Functions
Kojto 99:dbbf35b96557 422 * @{
Kojto 99:dbbf35b96557 423 */
bogdanm 92:4fc01daae5a5 424 /* Initialization and de-initialization functions *******************************/
bogdanm 92:4fc01daae5a5 425 HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d);
bogdanm 92:4fc01daae5a5 426 HAL_StatusTypeDef HAL_DMA2D_DeInit (DMA2D_HandleTypeDef *hdma2d);
bogdanm 92:4fc01daae5a5 427 void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d);
bogdanm 92:4fc01daae5a5 428 void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef* hdma2d);
bogdanm 92:4fc01daae5a5 429
bogdanm 92:4fc01daae5a5 430 /* IO operation functions *******************************************************/
Kojto 99:dbbf35b96557 431 HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height);
Kojto 99:dbbf35b96557 432 HAL_StatusTypeDef HAL_DMA2D_BlendingStart(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t SrcAddress2, uint32_t DstAddress, uint32_t Width, uint32_t Height);
Kojto 99:dbbf35b96557 433 HAL_StatusTypeDef HAL_DMA2D_Start_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height);
Kojto 99:dbbf35b96557 434 HAL_StatusTypeDef HAL_DMA2D_BlendingStart_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t SrcAddress2, uint32_t DstAddress, uint32_t Width, uint32_t Height);
bogdanm 92:4fc01daae5a5 435 HAL_StatusTypeDef HAL_DMA2D_Suspend(DMA2D_HandleTypeDef *hdma2d);
bogdanm 92:4fc01daae5a5 436 HAL_StatusTypeDef HAL_DMA2D_Resume(DMA2D_HandleTypeDef *hdma2d);
bogdanm 92:4fc01daae5a5 437 HAL_StatusTypeDef HAL_DMA2D_Abort(DMA2D_HandleTypeDef *hdma2d);
bogdanm 92:4fc01daae5a5 438 HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout);
bogdanm 92:4fc01daae5a5 439 void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d);
bogdanm 92:4fc01daae5a5 440
bogdanm 92:4fc01daae5a5 441 /* Peripheral Control functions *************************************************/
bogdanm 92:4fc01daae5a5 442 HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx);
bogdanm 92:4fc01daae5a5 443 HAL_StatusTypeDef HAL_DMA2D_ConfigCLUT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx);
bogdanm 92:4fc01daae5a5 444 HAL_StatusTypeDef HAL_DMA2D_EnableCLUT(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx);
bogdanm 92:4fc01daae5a5 445 HAL_StatusTypeDef HAL_DMA2D_DisableCLUT(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx);
bogdanm 92:4fc01daae5a5 446 HAL_StatusTypeDef HAL_DMA2D_ProgramLineEvent(DMA2D_HandleTypeDef *hdma2d, uint32_t Line);
bogdanm 92:4fc01daae5a5 447
bogdanm 92:4fc01daae5a5 448 /* Peripheral State functions ***************************************************/
bogdanm 92:4fc01daae5a5 449 HAL_DMA2D_StateTypeDef HAL_DMA2D_GetState(DMA2D_HandleTypeDef *hdma2d);
bogdanm 92:4fc01daae5a5 450 uint32_t HAL_DMA2D_GetError(DMA2D_HandleTypeDef *hdma2d);
Kojto 99:dbbf35b96557 451 /**
Kojto 99:dbbf35b96557 452 * @}
Kojto 99:dbbf35b96557 453 */
bogdanm 92:4fc01daae5a5 454
Kojto 99:dbbf35b96557 455 /* Private types -------------------------------------------------------------*/
Kojto 99:dbbf35b96557 456 /** @defgroup DMA2D_Private_Types DMA2D Private Types
Kojto 99:dbbf35b96557 457 * @{
Kojto 99:dbbf35b96557 458 */
Kojto 99:dbbf35b96557 459
Kojto 99:dbbf35b96557 460 /**
Kojto 99:dbbf35b96557 461 * @}
Kojto 99:dbbf35b96557 462 */
Kojto 99:dbbf35b96557 463
Kojto 99:dbbf35b96557 464 /* Private defines -------------------------------------------------------------*/
Kojto 99:dbbf35b96557 465 /** @defgroup DMA2D_Private_Defines DMA2D Private Defines
Kojto 99:dbbf35b96557 466 * @{
Kojto 99:dbbf35b96557 467 */
Kojto 99:dbbf35b96557 468
Kojto 99:dbbf35b96557 469 /**
Kojto 99:dbbf35b96557 470 * @}
Kojto 99:dbbf35b96557 471 */
Kojto 99:dbbf35b96557 472
Kojto 99:dbbf35b96557 473 /* Private variables ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 474 /** @defgroup DMA2D_Private_Variables DMA2D Private Variables
Kojto 99:dbbf35b96557 475 * @{
Kojto 99:dbbf35b96557 476 */
Kojto 99:dbbf35b96557 477
Kojto 99:dbbf35b96557 478 /**
Kojto 99:dbbf35b96557 479 * @}
Kojto 99:dbbf35b96557 480 */
Kojto 99:dbbf35b96557 481
Kojto 99:dbbf35b96557 482 /* Private constants ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 483 /** @defgroup DMA2D_Private_Constants DMA2D Private Constants
Kojto 99:dbbf35b96557 484 * @{
Kojto 99:dbbf35b96557 485 */
Kojto 99:dbbf35b96557 486
Kojto 99:dbbf35b96557 487 /**
Kojto 99:dbbf35b96557 488 * @}
Kojto 99:dbbf35b96557 489 */
Kojto 99:dbbf35b96557 490
Kojto 99:dbbf35b96557 491 /* Private macros ------------------------------------------------------------*/
Kojto 99:dbbf35b96557 492 /** @defgroup DMA2D_Private_Macros DMA2D Private Macros
Kojto 99:dbbf35b96557 493 * @{
Kojto 99:dbbf35b96557 494 */
Kojto 99:dbbf35b96557 495 #define IS_DMA2D_LAYER(LAYER) ((LAYER) <= MAX_DMA2D_LAYER)
Kojto 99:dbbf35b96557 496 #define IS_DMA2D_MODE(MODE) (((MODE) == DMA2D_M2M) || ((MODE) == DMA2D_M2M_PFC) || \
Kojto 99:dbbf35b96557 497 ((MODE) == DMA2D_M2M_BLEND) || ((MODE) == DMA2D_R2M))
Kojto 99:dbbf35b96557 498 #define IS_DMA2D_CMODE(MODE_ARGB) (((MODE_ARGB) == DMA2D_ARGB8888) || ((MODE_ARGB) == DMA2D_RGB888) || \
Kojto 99:dbbf35b96557 499 ((MODE_ARGB) == DMA2D_RGB565) || ((MODE_ARGB) == DMA2D_ARGB1555) || \
Kojto 99:dbbf35b96557 500 ((MODE_ARGB) == DMA2D_ARGB4444))
Kojto 99:dbbf35b96557 501 #define IS_DMA2D_COLOR(COLOR) ((COLOR) <= COLOR_VALUE)
Kojto 99:dbbf35b96557 502 #define IS_DMA2D_LINE(LINE) ((LINE) <= DMA2D_LINE)
Kojto 99:dbbf35b96557 503 #define IS_DMA2D_PIXEL(PIXEL) ((PIXEL) <= DMA2D_PIXEL)
Kojto 99:dbbf35b96557 504 #define IS_DMA2D_OFFSET(OOFFSET) ((OOFFSET) <= DMA2D_OFFSET)
Kojto 99:dbbf35b96557 505 #define IS_DMA2D_INPUT_COLOR_MODE(INPUT_CM) (((INPUT_CM) == CM_ARGB8888) || ((INPUT_CM) == CM_RGB888) || \
Kojto 99:dbbf35b96557 506 ((INPUT_CM) == CM_RGB565) || ((INPUT_CM) == CM_ARGB1555) || \
Kojto 99:dbbf35b96557 507 ((INPUT_CM) == CM_ARGB4444) || ((INPUT_CM) == CM_L8) || \
Kojto 99:dbbf35b96557 508 ((INPUT_CM) == CM_AL44) || ((INPUT_CM) == CM_AL88) || \
Kojto 99:dbbf35b96557 509 ((INPUT_CM) == CM_L4) || ((INPUT_CM) == CM_A8) || \
Kojto 99:dbbf35b96557 510 ((INPUT_CM) == CM_A4))
Kojto 99:dbbf35b96557 511 #define IS_DMA2D_ALPHA_MODE(AlphaMode) (((AlphaMode) == DMA2D_NO_MODIF_ALPHA) || \
Kojto 99:dbbf35b96557 512 ((AlphaMode) == DMA2D_REPLACE_ALPHA) || \
Kojto 99:dbbf35b96557 513 ((AlphaMode) == DMA2D_COMBINE_ALPHA))
Kojto 99:dbbf35b96557 514 #define IS_DMA2D_CLUT_CM(CLUT_CM) (((CLUT_CM) == DMA2D_CCM_ARGB8888) || ((CLUT_CM) == DMA2D_CCM_RGB888))
Kojto 99:dbbf35b96557 515 #define IS_DMA2D_CLUT_SIZE(CLUT_SIZE) ((CLUT_SIZE) <= DMA2D_CLUT_SIZE)
Kojto 99:dbbf35b96557 516 #define IS_DMA2D_LineWatermark(LineWatermark) ((LineWatermark) <= LINE_WATERMARK)
Kojto 99:dbbf35b96557 517 /**
Kojto 99:dbbf35b96557 518 * @}
Kojto 99:dbbf35b96557 519 */
Kojto 99:dbbf35b96557 520
Kojto 99:dbbf35b96557 521 /* Private functions prototypes ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 522 /** @defgroup DMA2D_Private_Functions_Prototypes DMA2D Private Functions Prototypes
Kojto 99:dbbf35b96557 523 * @{
Kojto 99:dbbf35b96557 524 */
Kojto 99:dbbf35b96557 525
Kojto 99:dbbf35b96557 526 /**
Kojto 99:dbbf35b96557 527 * @}
Kojto 99:dbbf35b96557 528 */
Kojto 99:dbbf35b96557 529
Kojto 99:dbbf35b96557 530 /* Private functions ---------------------------------------------------------*/
Kojto 99:dbbf35b96557 531 /** @defgroup DMA2D_Private_Functions DMA2D Private Functions
Kojto 99:dbbf35b96557 532 * @{
Kojto 99:dbbf35b96557 533 */
Kojto 99:dbbf35b96557 534
Kojto 99:dbbf35b96557 535 /**
Kojto 99:dbbf35b96557 536 * @}
Kojto 99:dbbf35b96557 537 */
bogdanm 92:4fc01daae5a5 538
bogdanm 92:4fc01daae5a5 539 /**
bogdanm 92:4fc01daae5a5 540 * @}
bogdanm 92:4fc01daae5a5 541 */
bogdanm 92:4fc01daae5a5 542
bogdanm 92:4fc01daae5a5 543 /**
bogdanm 92:4fc01daae5a5 544 * @}
bogdanm 92:4fc01daae5a5 545 */
Kojto 99:dbbf35b96557 546
Kojto 110:165afa46840b 547 #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
Kojto 99:dbbf35b96557 548
bogdanm 92:4fc01daae5a5 549 #ifdef __cplusplus
bogdanm 92:4fc01daae5a5 550 }
bogdanm 92:4fc01daae5a5 551 #endif
bogdanm 92:4fc01daae5a5 552
bogdanm 92:4fc01daae5a5 553 #endif /* __STM32F4xx_HAL_DMA2D_H */
bogdanm 92:4fc01daae5a5 554
bogdanm 92:4fc01daae5a5 555 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/