SPKT

Dependencies:   F746_GUI SD_PlayerSkeleton F746_SAI_IO

Committer:
phungductung
Date:
Tue Jun 04 21:37:21 2019 +0000
Revision:
0:8ede47d38d10
SPKT

Who changed what in which revision?

UserRevisionLine numberNew contents of line
phungductung 0:8ede47d38d10 1 /**
phungductung 0:8ede47d38d10 2 ******************************************************************************
phungductung 0:8ede47d38d10 3 * @file stm32f7xx_hal_nor.h
phungductung 0:8ede47d38d10 4 * @author MCD Application Team
phungductung 0:8ede47d38d10 5 * @version V1.0.4
phungductung 0:8ede47d38d10 6 * @date 09-December-2015
phungductung 0:8ede47d38d10 7 * @brief Header file of NOR HAL module.
phungductung 0:8ede47d38d10 8 ******************************************************************************
phungductung 0:8ede47d38d10 9 * @attention
phungductung 0:8ede47d38d10 10 *
phungductung 0:8ede47d38d10 11 * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
phungductung 0:8ede47d38d10 12 *
phungductung 0:8ede47d38d10 13 * Redistribution and use in source and binary forms, with or without modification,
phungductung 0:8ede47d38d10 14 * are permitted provided that the following conditions are met:
phungductung 0:8ede47d38d10 15 * 1. Redistributions of source code must retain the above copyright notice,
phungductung 0:8ede47d38d10 16 * this list of conditions and the following disclaimer.
phungductung 0:8ede47d38d10 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
phungductung 0:8ede47d38d10 18 * this list of conditions and the following disclaimer in the documentation
phungductung 0:8ede47d38d10 19 * and/or other materials provided with the distribution.
phungductung 0:8ede47d38d10 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
phungductung 0:8ede47d38d10 21 * may be used to endorse or promote products derived from this software
phungductung 0:8ede47d38d10 22 * without specific prior written permission.
phungductung 0:8ede47d38d10 23 *
phungductung 0:8ede47d38d10 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
phungductung 0:8ede47d38d10 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
phungductung 0:8ede47d38d10 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
phungductung 0:8ede47d38d10 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
phungductung 0:8ede47d38d10 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
phungductung 0:8ede47d38d10 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
phungductung 0:8ede47d38d10 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
phungductung 0:8ede47d38d10 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
phungductung 0:8ede47d38d10 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
phungductung 0:8ede47d38d10 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
phungductung 0:8ede47d38d10 34 *
phungductung 0:8ede47d38d10 35 ******************************************************************************
phungductung 0:8ede47d38d10 36 */
phungductung 0:8ede47d38d10 37
phungductung 0:8ede47d38d10 38 /* Define to prevent recursive inclusion -------------------------------------*/
phungductung 0:8ede47d38d10 39 #ifndef __STM32F7xx_HAL_NOR_H
phungductung 0:8ede47d38d10 40 #define __STM32F7xx_HAL_NOR_H
phungductung 0:8ede47d38d10 41
phungductung 0:8ede47d38d10 42 #ifdef __cplusplus
phungductung 0:8ede47d38d10 43 extern "C" {
phungductung 0:8ede47d38d10 44 #endif
phungductung 0:8ede47d38d10 45
phungductung 0:8ede47d38d10 46 /* Includes ------------------------------------------------------------------*/
phungductung 0:8ede47d38d10 47 #include "stm32f7xx_ll_fmc.h"
phungductung 0:8ede47d38d10 48
phungductung 0:8ede47d38d10 49
phungductung 0:8ede47d38d10 50 /** @addtogroup STM32F7xx_HAL_Driver
phungductung 0:8ede47d38d10 51 * @{
phungductung 0:8ede47d38d10 52 */
phungductung 0:8ede47d38d10 53
phungductung 0:8ede47d38d10 54 /** @addtogroup NOR
phungductung 0:8ede47d38d10 55 * @{
phungductung 0:8ede47d38d10 56 */
phungductung 0:8ede47d38d10 57
phungductung 0:8ede47d38d10 58 /* Exported typedef ----------------------------------------------------------*/
phungductung 0:8ede47d38d10 59 /** @defgroup NOR_Exported_Types NOR Exported Types
phungductung 0:8ede47d38d10 60 * @{
phungductung 0:8ede47d38d10 61 */
phungductung 0:8ede47d38d10 62
phungductung 0:8ede47d38d10 63 /**
phungductung 0:8ede47d38d10 64 * @brief HAL SRAM State structures definition
phungductung 0:8ede47d38d10 65 */
phungductung 0:8ede47d38d10 66 typedef enum
phungductung 0:8ede47d38d10 67 {
phungductung 0:8ede47d38d10 68 HAL_NOR_STATE_RESET = 0x00, /*!< NOR not yet initialized or disabled */
phungductung 0:8ede47d38d10 69 HAL_NOR_STATE_READY = 0x01, /*!< NOR initialized and ready for use */
phungductung 0:8ede47d38d10 70 HAL_NOR_STATE_BUSY = 0x02, /*!< NOR internal processing is ongoing */
phungductung 0:8ede47d38d10 71 HAL_NOR_STATE_ERROR = 0x03, /*!< NOR error state */
phungductung 0:8ede47d38d10 72 HAL_NOR_STATE_PROTECTED = 0x04 /*!< NOR NORSRAM device write protected */
phungductung 0:8ede47d38d10 73 }HAL_NOR_StateTypeDef;
phungductung 0:8ede47d38d10 74
phungductung 0:8ede47d38d10 75 /**
phungductung 0:8ede47d38d10 76 * @brief FMC NOR Status typedef
phungductung 0:8ede47d38d10 77 */
phungductung 0:8ede47d38d10 78 typedef enum
phungductung 0:8ede47d38d10 79 {
phungductung 0:8ede47d38d10 80 HAL_NOR_STATUS_SUCCESS = 0,
phungductung 0:8ede47d38d10 81 HAL_NOR_STATUS_ONGOING,
phungductung 0:8ede47d38d10 82 HAL_NOR_STATUS_ERROR,
phungductung 0:8ede47d38d10 83 HAL_NOR_STATUS_TIMEOUT
phungductung 0:8ede47d38d10 84 }HAL_NOR_StatusTypeDef;
phungductung 0:8ede47d38d10 85
phungductung 0:8ede47d38d10 86 /**
phungductung 0:8ede47d38d10 87 * @brief FMC NOR ID typedef
phungductung 0:8ede47d38d10 88 */
phungductung 0:8ede47d38d10 89 typedef struct
phungductung 0:8ede47d38d10 90 {
phungductung 0:8ede47d38d10 91 uint16_t Manufacturer_Code; /*!< Defines the device's manufacturer code used to identify the memory */
phungductung 0:8ede47d38d10 92
phungductung 0:8ede47d38d10 93 uint16_t Device_Code1;
phungductung 0:8ede47d38d10 94
phungductung 0:8ede47d38d10 95 uint16_t Device_Code2;
phungductung 0:8ede47d38d10 96
phungductung 0:8ede47d38d10 97 uint16_t Device_Code3; /*!< Defines the device's codes used to identify the memory.
phungductung 0:8ede47d38d10 98 These codes can be accessed by performing read operations with specific
phungductung 0:8ede47d38d10 99 control signals and addresses set.They can also be accessed by issuing
phungductung 0:8ede47d38d10 100 an Auto Select command */
phungductung 0:8ede47d38d10 101 }NOR_IDTypeDef;
phungductung 0:8ede47d38d10 102
phungductung 0:8ede47d38d10 103 /**
phungductung 0:8ede47d38d10 104 * @brief FMC NOR CFI typedef
phungductung 0:8ede47d38d10 105 */
phungductung 0:8ede47d38d10 106 typedef struct
phungductung 0:8ede47d38d10 107 {
phungductung 0:8ede47d38d10 108 /*!< Defines the information stored in the memory's Common flash interface
phungductung 0:8ede47d38d10 109 which contains a description of various electrical and timing parameters,
phungductung 0:8ede47d38d10 110 density information and functions supported by the memory */
phungductung 0:8ede47d38d10 111
phungductung 0:8ede47d38d10 112 uint16_t CFI_1;
phungductung 0:8ede47d38d10 113
phungductung 0:8ede47d38d10 114 uint16_t CFI_2;
phungductung 0:8ede47d38d10 115
phungductung 0:8ede47d38d10 116 uint16_t CFI_3;
phungductung 0:8ede47d38d10 117
phungductung 0:8ede47d38d10 118 uint16_t CFI_4;
phungductung 0:8ede47d38d10 119 }NOR_CFITypeDef;
phungductung 0:8ede47d38d10 120
phungductung 0:8ede47d38d10 121 /**
phungductung 0:8ede47d38d10 122 * @brief NOR handle Structure definition
phungductung 0:8ede47d38d10 123 */
phungductung 0:8ede47d38d10 124 typedef struct
phungductung 0:8ede47d38d10 125 {
phungductung 0:8ede47d38d10 126 FMC_NORSRAM_TypeDef *Instance; /*!< Register base address */
phungductung 0:8ede47d38d10 127
phungductung 0:8ede47d38d10 128 FMC_NORSRAM_EXTENDED_TypeDef *Extended; /*!< Extended mode register base address */
phungductung 0:8ede47d38d10 129
phungductung 0:8ede47d38d10 130 FMC_NORSRAM_InitTypeDef Init; /*!< NOR device control configuration parameters */
phungductung 0:8ede47d38d10 131
phungductung 0:8ede47d38d10 132 HAL_LockTypeDef Lock; /*!< NOR locking object */
phungductung 0:8ede47d38d10 133
phungductung 0:8ede47d38d10 134 __IO HAL_NOR_StateTypeDef State; /*!< NOR device access state */
phungductung 0:8ede47d38d10 135
phungductung 0:8ede47d38d10 136 }NOR_HandleTypeDef;
phungductung 0:8ede47d38d10 137 /**
phungductung 0:8ede47d38d10 138 * @}
phungductung 0:8ede47d38d10 139 */
phungductung 0:8ede47d38d10 140
phungductung 0:8ede47d38d10 141 /* Exported constants --------------------------------------------------------*/
phungductung 0:8ede47d38d10 142 /* Exported macro ------------------------------------------------------------*/
phungductung 0:8ede47d38d10 143 /** @defgroup NOR_Exported_Macros NOR Exported Macros
phungductung 0:8ede47d38d10 144 * @{
phungductung 0:8ede47d38d10 145 */
phungductung 0:8ede47d38d10 146 /** @brief Reset NOR handle state
phungductung 0:8ede47d38d10 147 * @param __HANDLE__: specifies the NOR handle.
phungductung 0:8ede47d38d10 148 * @retval None
phungductung 0:8ede47d38d10 149 */
phungductung 0:8ede47d38d10 150 #define __HAL_NOR_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_NOR_STATE_RESET)
phungductung 0:8ede47d38d10 151 /**
phungductung 0:8ede47d38d10 152 * @}
phungductung 0:8ede47d38d10 153 */
phungductung 0:8ede47d38d10 154
phungductung 0:8ede47d38d10 155 /* Exported functions --------------------------------------------------------*/
phungductung 0:8ede47d38d10 156 /** @addtogroup NOR_Exported_Functions NOR Exported Functions
phungductung 0:8ede47d38d10 157 * @{
phungductung 0:8ede47d38d10 158 */
phungductung 0:8ede47d38d10 159
phungductung 0:8ede47d38d10 160 /** @addtogroup NOR_Exported_Functions_Group1 Initialization and de-initialization functions
phungductung 0:8ede47d38d10 161 * @{
phungductung 0:8ede47d38d10 162 */
phungductung 0:8ede47d38d10 163
phungductung 0:8ede47d38d10 164 /* Initialization/de-initialization functions ********************************/
phungductung 0:8ede47d38d10 165 HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming);
phungductung 0:8ede47d38d10 166 HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor);
phungductung 0:8ede47d38d10 167 void HAL_NOR_MspInit(NOR_HandleTypeDef *hnor);
phungductung 0:8ede47d38d10 168 void HAL_NOR_MspDeInit(NOR_HandleTypeDef *hnor);
phungductung 0:8ede47d38d10 169 void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout);
phungductung 0:8ede47d38d10 170 /**
phungductung 0:8ede47d38d10 171 * @}
phungductung 0:8ede47d38d10 172 */
phungductung 0:8ede47d38d10 173
phungductung 0:8ede47d38d10 174 /** @addtogroup NOR_Exported_Functions_Group2 Input and Output functions
phungductung 0:8ede47d38d10 175 * @{
phungductung 0:8ede47d38d10 176 */
phungductung 0:8ede47d38d10 177
phungductung 0:8ede47d38d10 178 /* I/O operation functions ***************************************************/
phungductung 0:8ede47d38d10 179 HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID);
phungductung 0:8ede47d38d10 180 HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor);
phungductung 0:8ede47d38d10 181 HAL_StatusTypeDef HAL_NOR_Read(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData);
phungductung 0:8ede47d38d10 182 HAL_StatusTypeDef HAL_NOR_Program(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData);
phungductung 0:8ede47d38d10 183
phungductung 0:8ede47d38d10 184 HAL_StatusTypeDef HAL_NOR_ReadBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, uint32_t uwBufferSize);
phungductung 0:8ede47d38d10 185 HAL_StatusTypeDef HAL_NOR_ProgramBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, uint32_t uwBufferSize);
phungductung 0:8ede47d38d10 186
phungductung 0:8ede47d38d10 187 HAL_StatusTypeDef HAL_NOR_Erase_Block(NOR_HandleTypeDef *hnor, uint32_t BlockAddress, uint32_t Address);
phungductung 0:8ede47d38d10 188 HAL_StatusTypeDef HAL_NOR_Erase_Chip(NOR_HandleTypeDef *hnor, uint32_t Address);
phungductung 0:8ede47d38d10 189 HAL_StatusTypeDef HAL_NOR_Read_CFI(NOR_HandleTypeDef *hnor, NOR_CFITypeDef *pNOR_CFI);
phungductung 0:8ede47d38d10 190 /**
phungductung 0:8ede47d38d10 191 * @}
phungductung 0:8ede47d38d10 192 */
phungductung 0:8ede47d38d10 193
phungductung 0:8ede47d38d10 194 /** @addtogroup NOR_Exported_Functions_Group3 NOR Control functions
phungductung 0:8ede47d38d10 195 * @{
phungductung 0:8ede47d38d10 196 */
phungductung 0:8ede47d38d10 197
phungductung 0:8ede47d38d10 198 /* NOR Control functions *****************************************************/
phungductung 0:8ede47d38d10 199 HAL_StatusTypeDef HAL_NOR_WriteOperation_Enable(NOR_HandleTypeDef *hnor);
phungductung 0:8ede47d38d10 200 HAL_StatusTypeDef HAL_NOR_WriteOperation_Disable(NOR_HandleTypeDef *hnor);
phungductung 0:8ede47d38d10 201 /**
phungductung 0:8ede47d38d10 202 * @}
phungductung 0:8ede47d38d10 203 */
phungductung 0:8ede47d38d10 204
phungductung 0:8ede47d38d10 205 /** @addtogroup NOR_Exported_Functions_Group4 NOR State functions
phungductung 0:8ede47d38d10 206 * @{
phungductung 0:8ede47d38d10 207 */
phungductung 0:8ede47d38d10 208
phungductung 0:8ede47d38d10 209 /* NOR State functions ********************************************************/
phungductung 0:8ede47d38d10 210 HAL_NOR_StateTypeDef HAL_NOR_GetState(NOR_HandleTypeDef *hnor);
phungductung 0:8ede47d38d10 211 HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout);
phungductung 0:8ede47d38d10 212 /**
phungductung 0:8ede47d38d10 213 * @}
phungductung 0:8ede47d38d10 214 */
phungductung 0:8ede47d38d10 215
phungductung 0:8ede47d38d10 216 /**
phungductung 0:8ede47d38d10 217 * @}
phungductung 0:8ede47d38d10 218 */
phungductung 0:8ede47d38d10 219
phungductung 0:8ede47d38d10 220 /* Private types -------------------------------------------------------------*/
phungductung 0:8ede47d38d10 221 /* Private variables ---------------------------------------------------------*/
phungductung 0:8ede47d38d10 222 /* Private constants ---------------------------------------------------------*/
phungductung 0:8ede47d38d10 223 /** @defgroup NOR_Private_Constants NOR Private Constants
phungductung 0:8ede47d38d10 224 * @{
phungductung 0:8ede47d38d10 225 */
phungductung 0:8ede47d38d10 226 /* NOR device IDs addresses */
phungductung 0:8ede47d38d10 227 #define MC_ADDRESS ((uint16_t)0x0000)
phungductung 0:8ede47d38d10 228 #define DEVICE_CODE1_ADDR ((uint16_t)0x0001)
phungductung 0:8ede47d38d10 229 #define DEVICE_CODE2_ADDR ((uint16_t)0x000E)
phungductung 0:8ede47d38d10 230 #define DEVICE_CODE3_ADDR ((uint16_t)0x000F)
phungductung 0:8ede47d38d10 231
phungductung 0:8ede47d38d10 232 /* NOR CFI IDs addresses */
phungductung 0:8ede47d38d10 233 #define CFI1_ADDRESS ((uint16_t)0x61)
phungductung 0:8ede47d38d10 234 #define CFI2_ADDRESS ((uint16_t)0x62)
phungductung 0:8ede47d38d10 235 #define CFI3_ADDRESS ((uint16_t)0x63)
phungductung 0:8ede47d38d10 236 #define CFI4_ADDRESS ((uint16_t)0x64)
phungductung 0:8ede47d38d10 237
phungductung 0:8ede47d38d10 238 /* NOR operation wait timeout */
phungductung 0:8ede47d38d10 239 #define NOR_TMEOUT ((uint16_t)0xFFFF)
phungductung 0:8ede47d38d10 240
phungductung 0:8ede47d38d10 241 /* NOR memory data width */
phungductung 0:8ede47d38d10 242 #define NOR_MEMORY_8B ((uint8_t)0x0)
phungductung 0:8ede47d38d10 243 #define NOR_MEMORY_16B ((uint8_t)0x1)
phungductung 0:8ede47d38d10 244
phungductung 0:8ede47d38d10 245 /* NOR memory device read/write start address */
phungductung 0:8ede47d38d10 246 #define NOR_MEMORY_ADRESS1 ((uint32_t)0x60000000)
phungductung 0:8ede47d38d10 247 #define NOR_MEMORY_ADRESS2 ((uint32_t)0x64000000)
phungductung 0:8ede47d38d10 248 #define NOR_MEMORY_ADRESS3 ((uint32_t)0x68000000)
phungductung 0:8ede47d38d10 249 #define NOR_MEMORY_ADRESS4 ((uint32_t)0x6C000000)
phungductung 0:8ede47d38d10 250 /**
phungductung 0:8ede47d38d10 251 * @}
phungductung 0:8ede47d38d10 252 */
phungductung 0:8ede47d38d10 253
phungductung 0:8ede47d38d10 254 /* Private macros ------------------------------------------------------------*/
phungductung 0:8ede47d38d10 255 /** @defgroup NOR_Private_Macros NOR Private Macros
phungductung 0:8ede47d38d10 256 * @{
phungductung 0:8ede47d38d10 257 */
phungductung 0:8ede47d38d10 258 /**
phungductung 0:8ede47d38d10 259 * @brief NOR memory address shifting.
phungductung 0:8ede47d38d10 260 * @param __NOR_ADDRESS: NOR base address
phungductung 0:8ede47d38d10 261 * @param __NOR_MEMORY_WIDTH_: NOR memory width
phungductung 0:8ede47d38d10 262 * @param __ADDRESS__: NOR memory address
phungductung 0:8ede47d38d10 263 * @retval NOR shifted address value
phungductung 0:8ede47d38d10 264 */
phungductung 0:8ede47d38d10 265 #define NOR_ADDR_SHIFT(__NOR_ADDRESS, __NOR_MEMORY_WIDTH_, __ADDRESS__) \
phungductung 0:8ede47d38d10 266 ((uint32_t)(((__NOR_MEMORY_WIDTH_) == NOR_MEMORY_8B)? \
phungductung 0:8ede47d38d10 267 ((uint32_t)((__NOR_ADDRESS) + (2 * (__ADDRESS__)))): \
phungductung 0:8ede47d38d10 268 ((uint32_t)((__NOR_ADDRESS) + (__ADDRESS__)))))
phungductung 0:8ede47d38d10 269
phungductung 0:8ede47d38d10 270 /**
phungductung 0:8ede47d38d10 271 * @brief NOR memory write data to specified address.
phungductung 0:8ede47d38d10 272 * @param __ADDRESS__: NOR memory address
phungductung 0:8ede47d38d10 273 * @param __DATA__: Data to write
phungductung 0:8ede47d38d10 274 * @retval None
phungductung 0:8ede47d38d10 275 */
phungductung 0:8ede47d38d10 276 #define NOR_WRITE(__ADDRESS__, __DATA__) do{ \
phungductung 0:8ede47d38d10 277 (*(__IO uint16_t *)((uint32_t)(__ADDRESS__)) = (__DATA__)); \
phungductung 0:8ede47d38d10 278 __DSB(); \
phungductung 0:8ede47d38d10 279 } while(0)
phungductung 0:8ede47d38d10 280
phungductung 0:8ede47d38d10 281 /**
phungductung 0:8ede47d38d10 282 * @}
phungductung 0:8ede47d38d10 283 */
phungductung 0:8ede47d38d10 284
phungductung 0:8ede47d38d10 285 /**
phungductung 0:8ede47d38d10 286 * @}
phungductung 0:8ede47d38d10 287 */
phungductung 0:8ede47d38d10 288
phungductung 0:8ede47d38d10 289 /**
phungductung 0:8ede47d38d10 290 * @}
phungductung 0:8ede47d38d10 291 */
phungductung 0:8ede47d38d10 292
phungductung 0:8ede47d38d10 293 #ifdef __cplusplus
phungductung 0:8ede47d38d10 294 }
phungductung 0:8ede47d38d10 295 #endif
phungductung 0:8ede47d38d10 296
phungductung 0:8ede47d38d10 297 #endif /* __STM32F7xx_HAL_NOR_H */
phungductung 0:8ede47d38d10 298
phungductung 0:8ede47d38d10 299 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/