modtronix H
mbed library for NZ32-SC151
Embed:
(wiki syntax)
Show/hide line numbers
core_cm0plus.h
Go to the documentation of this file.
00001 /**************************************************************************//** 00002 * @file core_cm0plus.h 00003 * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File 00004 * @version V4.00 00005 * @date 22. August 2014 00006 * 00007 * @note 00008 * 00009 ******************************************************************************/ 00010 /* Copyright (c) 2009 - 2014 ARM LIMITED 00011 00012 All rights reserved. 00013 Redistribution and use in source and binary forms, with or without 00014 modification, are permitted provided that the following conditions are met: 00015 - Redistributions of source code must retain the above copyright 00016 notice, this list of conditions and the following disclaimer. 00017 - Redistributions in binary form must reproduce the above copyright 00018 notice, this list of conditions and the following disclaimer in the 00019 documentation and/or other materials provided with the distribution. 00020 - Neither the name of ARM nor the names of its contributors may be used 00021 to endorse or promote products derived from this software without 00022 specific prior written permission. 00023 * 00024 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 00025 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 00026 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 00027 ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE 00028 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 00029 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 00030 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 00031 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 00032 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 00033 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 00034 POSSIBILITY OF SUCH DAMAGE. 00035 ---------------------------------------------------------------------------*/ 00036 00037 00038 #if defined ( __ICCARM__ ) 00039 #pragma system_include /* treat file as system include file for MISRA check */ 00040 #endif 00041 00042 #ifndef __CORE_CM0PLUS_H_GENERIC 00043 #define __CORE_CM0PLUS_H_GENERIC 00044 00045 #ifdef __cplusplus 00046 extern "C" { 00047 #endif 00048 00049 /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions 00050 CMSIS violates the following MISRA-C:2004 rules: 00051 00052 \li Required Rule 8.5, object/function definition in header file.<br> 00053 Function definitions in header files are used to allow 'inlining'. 00054 00055 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br> 00056 Unions are used for effective representation of core registers. 00057 00058 \li Advisory Rule 19.7, Function-like macro defined.<br> 00059 Function-like macros are used to allow more efficient code. 00060 */ 00061 00062 00063 /******************************************************************************* 00064 * CMSIS definitions 00065 ******************************************************************************/ 00066 /** \ingroup Cortex-M0+ 00067 @{ 00068 */ 00069 00070 /* CMSIS CM0P definitions */ 00071 #define __CM0PLUS_CMSIS_VERSION_MAIN (0x04) /*!< [31:16] CMSIS HAL main version */ 00072 #define __CM0PLUS_CMSIS_VERSION_SUB (0x00) /*!< [15:0] CMSIS HAL sub version */ 00073 #define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16) | \ 00074 __CM0PLUS_CMSIS_VERSION_SUB) /*!< CMSIS HAL version number */ 00075 00076 #define __CORTEX_M (0x00) /*!< Cortex-M Core */ 00077 00078 00079 #if defined ( __CC_ARM ) 00080 #define __ASM __asm /*!< asm keyword for ARM Compiler */ 00081 #define __INLINE __inline /*!< inline keyword for ARM Compiler */ 00082 #define __STATIC_INLINE static __inline 00083 00084 #elif defined ( __GNUC__ ) 00085 #define __ASM __asm /*!< asm keyword for GNU Compiler */ 00086 #define __INLINE inline /*!< inline keyword for GNU Compiler */ 00087 #define __STATIC_INLINE static inline 00088 00089 #elif defined ( __ICCARM__ ) 00090 #define __ASM __asm /*!< asm keyword for IAR Compiler */ 00091 #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ 00092 #define __STATIC_INLINE static inline 00093 00094 #elif defined ( __TMS470__ ) 00095 #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ 00096 #define __STATIC_INLINE static inline 00097 00098 #elif defined ( __TASKING__ ) 00099 #define __ASM __asm /*!< asm keyword for TASKING Compiler */ 00100 #define __INLINE inline /*!< inline keyword for TASKING Compiler */ 00101 #define __STATIC_INLINE static inline 00102 00103 #elif defined ( __CSMC__ ) 00104 #define __packed 00105 #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ 00106 #define __INLINE inline /*use -pc99 on compile line !< inline keyword for COSMIC Compiler */ 00107 #define __STATIC_INLINE static inline 00108 00109 #endif 00110 00111 /** __FPU_USED indicates whether an FPU is used or not. 00112 This core does not support an FPU at all 00113 */ 00114 #define __FPU_USED 0 00115 00116 #if defined ( __CC_ARM ) 00117 #if defined __TARGET_FPU_VFP 00118 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00119 #endif 00120 00121 #elif defined ( __GNUC__ ) 00122 #if defined (__VFP_FP__) && !defined(__SOFTFP__) 00123 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00124 #endif 00125 00126 #elif defined ( __ICCARM__ ) 00127 #if defined __ARMVFP__ 00128 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00129 #endif 00130 00131 #elif defined ( __TMS470__ ) 00132 #if defined __TI__VFP_SUPPORT____ 00133 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00134 #endif 00135 00136 #elif defined ( __TASKING__ ) 00137 #if defined __FPU_VFP__ 00138 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00139 #endif 00140 00141 #elif defined ( __CSMC__ ) /* Cosmic */ 00142 #if ( __CSMC__ & 0x400) // FPU present for parser 00143 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" 00144 #endif 00145 #endif 00146 00147 #include <stdint.h> /* standard types definitions */ 00148 #include <core_cmInstr.h> /* Core Instruction Access */ 00149 #include <core_cmFunc.h> /* Core Function Access */ 00150 00151 #ifdef __cplusplus 00152 } 00153 #endif 00154 00155 #endif /* __CORE_CM0PLUS_H_GENERIC */ 00156 00157 #ifndef __CMSIS_GENERIC 00158 00159 #ifndef __CORE_CM0PLUS_H_DEPENDANT 00160 #define __CORE_CM0PLUS_H_DEPENDANT 00161 00162 #ifdef __cplusplus 00163 extern "C" { 00164 #endif 00165 00166 /* check device defines and use defaults */ 00167 #if defined __CHECK_DEVICE_DEFINES 00168 #ifndef __CM0PLUS_REV 00169 #define __CM0PLUS_REV 0x0000 00170 #warning "__CM0PLUS_REV not defined in device header file; using default!" 00171 #endif 00172 00173 #ifndef __MPU_PRESENT 00174 #define __MPU_PRESENT 0 00175 #warning "__MPU_PRESENT not defined in device header file; using default!" 00176 #endif 00177 00178 #ifndef __VTOR_PRESENT 00179 #define __VTOR_PRESENT 0 00180 #warning "__VTOR_PRESENT not defined in device header file; using default!" 00181 #endif 00182 00183 #ifndef __NVIC_PRIO_BITS 00184 #define __NVIC_PRIO_BITS 2 00185 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" 00186 #endif 00187 00188 #ifndef __Vendor_SysTickConfig 00189 #define __Vendor_SysTickConfig 0 00190 #warning "__Vendor_SysTickConfig not defined in device header file; using default!" 00191 #endif 00192 #endif 00193 00194 /* IO definitions (access restrictions to peripheral registers) */ 00195 /** 00196 \defgroup CMSIS_glob_defs CMSIS Global Defines 00197 00198 <strong>IO Type Qualifiers</strong> are used 00199 \li to specify the access to peripheral variables. 00200 \li for automatic generation of peripheral register debug information. 00201 */ 00202 #ifdef __cplusplus 00203 #define __I volatile /*!< Defines 'read only' permissions */ 00204 #else 00205 #define __I volatile const /*!< Defines 'read only' permissions */ 00206 #endif 00207 #define __O volatile /*!< Defines 'write only' permissions */ 00208 #define __IO volatile /*!< Defines 'read / write' permissions */ 00209 00210 /*@} end of group Cortex-M0+ */ 00211 00212 00213 00214 /******************************************************************************* 00215 * Register Abstraction 00216 Core Register contain: 00217 - Core Register 00218 - Core NVIC Register 00219 - Core SCB Register 00220 - Core SysTick Register 00221 - Core MPU Register 00222 ******************************************************************************/ 00223 /** \defgroup CMSIS_core_register Defines and Type Definitions 00224 \brief Type definitions and defines for Cortex-M processor based devices. 00225 */ 00226 00227 /** \ingroup CMSIS_core_register 00228 \defgroup CMSIS_CORE Status and Control Registers 00229 \brief Core Register type definitions. 00230 @{ 00231 */ 00232 00233 /** \brief Union type to access the Application Program Status Register (APSR). 00234 */ 00235 typedef union 00236 { 00237 struct 00238 { 00239 #if (__CORTEX_M != 0x04) 00240 uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ 00241 #else 00242 uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ 00243 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ 00244 uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ 00245 #endif 00246 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ 00247 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ 00248 uint32_t C:1; /*!< bit: 29 Carry condition code flag */ 00249 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ 00250 uint32_t N:1; /*!< bit: 31 Negative condition code flag */ 00251 } b; /*!< Structure used for bit access */ 00252 uint32_t w; /*!< Type used for word access */ 00253 } APSR_Type; 00254 00255 00256 /** \brief Union type to access the Interrupt Program Status Register (IPSR). 00257 */ 00258 typedef union 00259 { 00260 struct 00261 { 00262 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ 00263 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ 00264 } b; /*!< Structure used for bit access */ 00265 uint32_t w; /*!< Type used for word access */ 00266 } IPSR_Type; 00267 00268 00269 /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). 00270 */ 00271 typedef union 00272 { 00273 struct 00274 { 00275 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ 00276 #if (__CORTEX_M != 0x04) 00277 uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ 00278 #else 00279 uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ 00280 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ 00281 uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ 00282 #endif 00283 uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ 00284 uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ 00285 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ 00286 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ 00287 uint32_t C:1; /*!< bit: 29 Carry condition code flag */ 00288 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ 00289 uint32_t N:1; /*!< bit: 31 Negative condition code flag */ 00290 } b; /*!< Structure used for bit access */ 00291 uint32_t w; /*!< Type used for word access */ 00292 } xPSR_Type; 00293 00294 00295 /** \brief Union type to access the Control Registers (CONTROL). 00296 */ 00297 typedef union 00298 { 00299 struct 00300 { 00301 uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ 00302 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ 00303 uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ 00304 uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ 00305 } b; /*!< Structure used for bit access */ 00306 uint32_t w; /*!< Type used for word access */ 00307 } CONTROL_Type; 00308 00309 /*@} end of group CMSIS_CORE */ 00310 00311 00312 /** \ingroup CMSIS_core_register 00313 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) 00314 \brief Type definitions for the NVIC Registers 00315 @{ 00316 */ 00317 00318 /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). 00319 */ 00320 typedef struct 00321 { 00322 __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ 00323 uint32_t RESERVED0[31]; 00324 __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ 00325 uint32_t RSERVED1[31]; 00326 __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ 00327 uint32_t RESERVED2[31]; 00328 __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ 00329 uint32_t RESERVED3[31]; 00330 uint32_t RESERVED4[64]; 00331 __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ 00332 } NVIC_Type; 00333 00334 /*@} end of group CMSIS_NVIC */ 00335 00336 00337 /** \ingroup CMSIS_core_register 00338 \defgroup CMSIS_SCB System Control Block (SCB) 00339 \brief Type definitions for the System Control Block Registers 00340 @{ 00341 */ 00342 00343 /** \brief Structure type to access the System Control Block (SCB). 00344 */ 00345 typedef struct 00346 { 00347 __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ 00348 __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ 00349 #if (__VTOR_PRESENT == 1) 00350 __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ 00351 #else 00352 uint32_t RESERVED0; 00353 #endif 00354 __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ 00355 __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ 00356 __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ 00357 uint32_t RESERVED1; 00358 __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ 00359 __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ 00360 } SCB_Type; 00361 00362 /* SCB CPUID Register Definitions */ 00363 #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ 00364 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ 00365 00366 #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ 00367 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ 00368 00369 #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ 00370 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ 00371 00372 #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ 00373 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ 00374 00375 #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ 00376 #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ 00377 00378 /* SCB Interrupt Control State Register Definitions */ 00379 #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ 00380 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ 00381 00382 #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ 00383 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ 00384 00385 #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ 00386 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ 00387 00388 #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ 00389 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ 00390 00391 #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ 00392 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ 00393 00394 #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ 00395 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ 00396 00397 #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ 00398 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ 00399 00400 #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ 00401 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ 00402 00403 #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ 00404 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ 00405 00406 #if (__VTOR_PRESENT == 1) 00407 /* SCB Interrupt Control State Register Definitions */ 00408 #define SCB_VTOR_TBLOFF_Pos 8 /*!< SCB VTOR: TBLOFF Position */ 00409 #define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ 00410 #endif 00411 00412 /* SCB Application Interrupt and Reset Control Register Definitions */ 00413 #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ 00414 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ 00415 00416 #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ 00417 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ 00418 00419 #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ 00420 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ 00421 00422 #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ 00423 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ 00424 00425 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ 00426 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ 00427 00428 /* SCB System Control Register Definitions */ 00429 #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ 00430 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ 00431 00432 #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ 00433 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ 00434 00435 #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ 00436 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ 00437 00438 /* SCB Configuration Control Register Definitions */ 00439 #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ 00440 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ 00441 00442 #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ 00443 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ 00444 00445 /* SCB System Handler Control and State Register Definitions */ 00446 #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ 00447 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ 00448 00449 /*@} end of group CMSIS_SCB */ 00450 00451 00452 /** \ingroup CMSIS_core_register 00453 \defgroup CMSIS_SysTick System Tick Timer (SysTick) 00454 \brief Type definitions for the System Timer Registers. 00455 @{ 00456 */ 00457 00458 /** \brief Structure type to access the System Timer (SysTick). 00459 */ 00460 typedef struct 00461 { 00462 __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ 00463 __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ 00464 __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ 00465 __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ 00466 } SysTick_Type; 00467 00468 /* SysTick Control / Status Register Definitions */ 00469 #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ 00470 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ 00471 00472 #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ 00473 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ 00474 00475 #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ 00476 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ 00477 00478 #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ 00479 #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ 00480 00481 /* SysTick Reload Register Definitions */ 00482 #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ 00483 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ 00484 00485 /* SysTick Current Register Definitions */ 00486 #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ 00487 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ 00488 00489 /* SysTick Calibration Register Definitions */ 00490 #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ 00491 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ 00492 00493 #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ 00494 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ 00495 00496 #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ 00497 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_CALIB_TENMS_Pos) /*!< SysTick CALIB: TENMS Mask */ 00498 00499 /*@} end of group CMSIS_SysTick */ 00500 00501 #if (__MPU_PRESENT == 1) 00502 /** \ingroup CMSIS_core_register 00503 \defgroup CMSIS_MPU Memory Protection Unit (MPU) 00504 \brief Type definitions for the Memory Protection Unit (MPU) 00505 @{ 00506 */ 00507 00508 /** \brief Structure type to access the Memory Protection Unit (MPU). 00509 */ 00510 typedef struct 00511 { 00512 __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ 00513 __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ 00514 __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ 00515 __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ 00516 __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ 00517 } MPU_Type; 00518 00519 /* MPU Type Register */ 00520 #define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ 00521 #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ 00522 00523 #define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ 00524 #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ 00525 00526 #define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ 00527 #define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ 00528 00529 /* MPU Control Register */ 00530 #define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ 00531 #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ 00532 00533 #define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ 00534 #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ 00535 00536 #define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ 00537 #define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ 00538 00539 /* MPU Region Number Register */ 00540 #define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ 00541 #define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ 00542 00543 /* MPU Region Base Address Register */ 00544 #define MPU_RBAR_ADDR_Pos 8 /*!< MPU RBAR: ADDR Position */ 00545 #define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ 00546 00547 #define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ 00548 #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ 00549 00550 #define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ 00551 #define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ 00552 00553 /* MPU Region Attribute and Size Register */ 00554 #define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ 00555 #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ 00556 00557 #define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ 00558 #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ 00559 00560 #define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ 00561 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ 00562 00563 #define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ 00564 #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ 00565 00566 #define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ 00567 #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ 00568 00569 #define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ 00570 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ 00571 00572 #define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ 00573 #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ 00574 00575 #define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ 00576 #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ 00577 00578 #define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ 00579 #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ 00580 00581 #define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ 00582 #define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ 00583 00584 /*@} end of group CMSIS_MPU */ 00585 #endif 00586 00587 00588 /** \ingroup CMSIS_core_register 00589 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) 00590 \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) 00591 are only accessible over DAP and not via processor. Therefore 00592 they are not covered by the Cortex-M0 header file. 00593 @{ 00594 */ 00595 /*@} end of group CMSIS_CoreDebug */ 00596 00597 00598 /** \ingroup CMSIS_core_register 00599 \defgroup CMSIS_core_base Core Definitions 00600 \brief Definitions for base addresses, unions, and structures. 00601 @{ 00602 */ 00603 00604 /* Memory mapping of Cortex-M0+ Hardware */ 00605 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ 00606 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ 00607 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ 00608 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ 00609 00610 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ 00611 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ 00612 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ 00613 00614 #if (__MPU_PRESENT == 1) 00615 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ 00616 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ 00617 #endif 00618 00619 /*@} */ 00620 00621 00622 00623 /******************************************************************************* 00624 * Hardware Abstraction Layer 00625 Core Function Interface contains: 00626 - Core NVIC Functions 00627 - Core SysTick Functions 00628 - Core Register Access Functions 00629 ******************************************************************************/ 00630 /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference 00631 */ 00632 00633 00634 00635 /* ########################## NVIC functions #################################### */ 00636 /** \ingroup CMSIS_Core_FunctionInterface 00637 \defgroup CMSIS_Core_NVICFunctions NVIC Functions 00638 \brief Functions that manage interrupts and exceptions via the NVIC. 00639 @{ 00640 */ 00641 00642 /* Interrupt Priorities are WORD accessible only under ARMv6M */ 00643 /* The following MACROS handle generation of the register offset and byte masks */ 00644 #define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 ) 00645 #define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) ) 00646 #define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) ) 00647 00648 00649 /** \brief Enable External Interrupt 00650 00651 The function enables a device-specific interrupt in the NVIC interrupt controller. 00652 00653 \param [in] IRQn External interrupt number. Value cannot be negative. 00654 */ 00655 __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) 00656 { 00657 NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); 00658 } 00659 00660 00661 /** \brief Disable External Interrupt 00662 00663 The function disables a device-specific interrupt in the NVIC interrupt controller. 00664 00665 \param [in] IRQn External interrupt number. Value cannot be negative. 00666 */ 00667 __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) 00668 { 00669 NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); 00670 } 00671 00672 00673 /** \brief Get Pending Interrupt 00674 00675 The function reads the pending register in the NVIC and returns the pending bit 00676 for the specified interrupt. 00677 00678 \param [in] IRQn Interrupt number. 00679 00680 \return 0 Interrupt status is not pending. 00681 \return 1 Interrupt status is pending. 00682 */ 00683 __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) 00684 { 00685 return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 00686 } 00687 00688 00689 /** \brief Set Pending Interrupt 00690 00691 The function sets the pending bit of an external interrupt. 00692 00693 \param [in] IRQn Interrupt number. Value cannot be negative. 00694 */ 00695 __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) 00696 { 00697 NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); 00698 } 00699 00700 00701 /** \brief Clear Pending Interrupt 00702 00703 The function clears the pending bit of an external interrupt. 00704 00705 \param [in] IRQn External interrupt number. Value cannot be negative. 00706 */ 00707 __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) 00708 { 00709 NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ 00710 } 00711 00712 00713 /** \brief Set Interrupt Priority 00714 00715 The function sets the priority of an interrupt. 00716 00717 \note The priority cannot be set for every core interrupt. 00718 00719 \param [in] IRQn Interrupt number. 00720 \param [in] priority Priority to set. 00721 */ 00722 __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) 00723 { 00724 if(IRQn < 0) { 00725 SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | 00726 (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } 00727 else { 00728 NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | 00729 (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } 00730 } 00731 00732 00733 /** \brief Get Interrupt Priority 00734 00735 The function reads the priority of an interrupt. The interrupt 00736 number can be positive to specify an external (device specific) 00737 interrupt, or negative to specify an internal (core) interrupt. 00738 00739 00740 \param [in] IRQn Interrupt number. 00741 \return Interrupt Priority. Value is aligned automatically to the implemented 00742 priority bits of the microcontroller. 00743 */ 00744 __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) 00745 { 00746 00747 if(IRQn < 0) { 00748 return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0 system interrupts */ 00749 else { 00750 return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ 00751 } 00752 00753 00754 /** \brief System Reset 00755 00756 The function initiates a system reset request to reset the MCU. 00757 */ 00758 __STATIC_INLINE void NVIC_SystemReset(void) 00759 { 00760 __DSB(); /* Ensure all outstanding memory accesses included 00761 buffered write are completed before reset */ 00762 SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | 00763 SCB_AIRCR_SYSRESETREQ_Msk); 00764 __DSB(); /* Ensure completion of memory access */ 00765 while(1); /* wait until reset */ 00766 } 00767 00768 /*@} end of CMSIS_Core_NVICFunctions */ 00769 00770 00771 00772 /* ################################## SysTick function ############################################ */ 00773 /** \ingroup CMSIS_Core_FunctionInterface 00774 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions 00775 \brief Functions that configure the System. 00776 @{ 00777 */ 00778 00779 #if (__Vendor_SysTickConfig == 0) 00780 00781 /** \brief System Tick Configuration 00782 00783 The function initializes the System Timer and its interrupt, and starts the System Tick Timer. 00784 Counter is in free running mode to generate periodic interrupts. 00785 00786 \param [in] ticks Number of ticks between two interrupts. 00787 00788 \return 0 Function succeeded. 00789 \return 1 Function failed. 00790 00791 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the 00792 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b> 00793 must contain a vendor-specific implementation of this function. 00794 00795 */ 00796 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) 00797 { 00798 if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ 00799 00800 SysTick->LOAD = ticks - 1; /* set reload register */ 00801 NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ 00802 SysTick->VAL = 0; /* Load the SysTick Counter Value */ 00803 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | 00804 SysTick_CTRL_TICKINT_Msk | 00805 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ 00806 return (0); /* Function successful */ 00807 } 00808 00809 #endif 00810 00811 /*@} end of CMSIS_Core_SysTickFunctions */ 00812 00813 00814 00815 00816 #ifdef __cplusplus 00817 } 00818 #endif 00819 00820 #endif /* __CORE_CM0PLUS_H_DEPENDANT */ 00821 00822 #endif /* __CMSIS_GENERIC */
Generated on Tue Jul 12 2022 14:11:09 by
1.7.2