Goran Mahovlic
SX1276Lib
Embed:
(wiki syntax)
Show/hide line numbers
sx1276Regs-Fsk.h
00001 /* 00002 / _____) _ | | 00003 ( (____ _____ ____ _| |_ _____ ____| |__ 00004 \____ \| ___ | (_ _) ___ |/ ___) _ \ 00005 _____) ) ____| | | || |_| ____( (___| | | | 00006 (______/|_____)_|_|_| \__)_____)\____)_| |_| 00007 (C) 2014 Semtech 00008 00009 Description: SX1276 FSK modem registers and bits definitions 00010 00011 License: Revised BSD License, see LICENSE.TXT file include in the project 00012 00013 Maintainer: Miguel Luis and Gregory Cristian 00014 */ 00015 #ifndef __SX1276_REGS_FSK_H__ 00016 #define __SX1276_REGS_FSK_H__ 00017 00018 /*! 00019 * ============================================================================ 00020 * SX1276 Internal registers Address 00021 * ============================================================================ 00022 */ 00023 #define REG_FIFO 0x00 00024 // Common settings 00025 #define REG_OPMODE 0x01 00026 #define REG_BITRATEMSB 0x02 00027 #define REG_BITRATELSB 0x03 00028 #define REG_FDEVMSB 0x04 00029 #define REG_FDEVLSB 0x05 00030 #define REG_FRFMSB 0x06 00031 #define REG_FRFMID 0x07 00032 #define REG_FRFLSB 0x08 00033 // Tx settings 00034 #define REG_PACONFIG 0x09 00035 #define REG_PARAMP 0x0A 00036 #define REG_OCP 0x0B 00037 // Rx settings 00038 #define REG_LNA 0x0C 00039 #define REG_RXCONFIG 0x0D 00040 #define REG_RSSICONFIG 0x0E 00041 #define REG_RSSICOLLISION 0x0F 00042 #define REG_RSSITHRESH 0x10 00043 #define REG_RSSIVALUE 0x11 00044 #define REG_RXBW 0x12 00045 #define REG_AFCBW 0x13 00046 #define REG_OOKPEAK 0x14 00047 #define REG_OOKFIX 0x15 00048 #define REG_OOKAVG 0x16 00049 #define REG_RES17 0x17 00050 #define REG_RES18 0x18 00051 #define REG_RES19 0x19 00052 #define REG_AFCFEI 0x1A 00053 #define REG_AFCMSB 0x1B 00054 #define REG_AFCLSB 0x1C 00055 #define REG_FEIMSB 0x1D 00056 #define REG_FEILSB 0x1E 00057 #define REG_PREAMBLEDETECT 0x1F 00058 #define REG_RXTIMEOUT1 0x20 00059 #define REG_RXTIMEOUT2 0x21 00060 #define REG_RXTIMEOUT3 0x22 00061 #define REG_RXDELAY 0x23 00062 // Oscillator settings 00063 #define REG_OSC 0x24 00064 // Packet handler settings 00065 #define REG_PREAMBLEMSB 0x25 00066 #define REG_PREAMBLELSB 0x26 00067 #define REG_SYNCCONFIG 0x27 00068 #define REG_SYNCVALUE1 0x28 00069 #define REG_SYNCVALUE2 0x29 00070 #define REG_SYNCVALUE3 0x2A 00071 #define REG_SYNCVALUE4 0x2B 00072 #define REG_SYNCVALUE5 0x2C 00073 #define REG_SYNCVALUE6 0x2D 00074 #define REG_SYNCVALUE7 0x2E 00075 #define REG_SYNCVALUE8 0x2F 00076 #define REG_PACKETCONFIG1 0x30 00077 #define REG_PACKETCONFIG2 0x31 00078 #define REG_PAYLOADLENGTH 0x32 00079 #define REG_NODEADRS 0x33 00080 #define REG_BROADCASTADRS 0x34 00081 #define REG_FIFOTHRESH 0x35 00082 // SM settings 00083 #define REG_SEQCONFIG1 0x36 00084 #define REG_SEQCONFIG2 0x37 00085 #define REG_TIMERRESOL 0x38 00086 #define REG_TIMER1COEF 0x39 00087 #define REG_TIMER2COEF 0x3A 00088 // Service settings 00089 #define REG_IMAGECAL 0x3B 00090 #define REG_TEMP 0x3C 00091 #define REG_LOWBAT 0x3D 00092 // Status 00093 #define REG_IRQFLAGS1 0x3E 00094 #define REG_IRQFLAGS2 0x3F 00095 // I/O settings 00096 #define REG_DIOMAPPING1 0x40 00097 #define REG_DIOMAPPING2 0x41 00098 // Version 00099 #define REG_VERSION 0x42 00100 // Additional settings 00101 #define REG_PLLHOP 0x44 00102 #define REG_TCXO 0x4B 00103 #define REG_PADAC 0x4D 00104 #define REG_FORMERTEMP 0x5B 00105 #define REG_BITRATEFRAC 0x5D 00106 #define REG_AGCREF 0x61 00107 #define REG_AGCTHRESH1 0x62 00108 #define REG_AGCTHRESH2 0x63 00109 #define REG_AGCTHRESH3 0x64 00110 #define REG_PLL 0x70 00111 00112 /*! 00113 * ============================================================================ 00114 * SX1276 FSK bits control definition 00115 * ============================================================================ 00116 */ 00117 00118 /*! 00119 * RegFifo 00120 */ 00121 00122 /*! 00123 * RegOpMode 00124 */ 00125 #define RF_OPMODE_LONGRANGEMODE_MASK 0x7F 00126 #define RF_OPMODE_LONGRANGEMODE_OFF 0x00 00127 #define RF_OPMODE_LONGRANGEMODE_ON 0x80 00128 00129 #define RF_OPMODE_MODULATIONTYPE_MASK 0x9F 00130 #define RF_OPMODE_MODULATIONTYPE_FSK 0x00 // Default 00131 #define RF_OPMODE_MODULATIONTYPE_OOK 0x20 00132 00133 #define RF_OPMODE_MODULATIONSHAPING_MASK 0xE7 00134 #define RF_OPMODE_MODULATIONSHAPING_00 0x00 // Default 00135 #define RF_OPMODE_MODULATIONSHAPING_01 0x08 00136 #define RF_OPMODE_MODULATIONSHAPING_10 0x10 00137 #define RF_OPMODE_MODULATIONSHAPING_11 0x18 00138 00139 #define RF_OPMODE_MASK 0xF8 00140 #define RF_OPMODE_SLEEP 0x00 00141 #define RF_OPMODE_STANDBY 0x01 // Default 00142 #define RF_OPMODE_SYNTHESIZER_TX 0x02 00143 #define RF_OPMODE_TRANSMITTER 0x03 00144 #define RF_OPMODE_SYNTHESIZER_RX 0x04 00145 #define RF_OPMODE_RECEIVER 0x05 00146 00147 /*! 00148 * RegBitRate (bits/sec) 00149 */ 00150 #define RF_BITRATEMSB_1200_BPS 0x68 00151 #define RF_BITRATELSB_1200_BPS 0x2B 00152 #define RF_BITRATEMSB_2400_BPS 0x34 00153 #define RF_BITRATELSB_2400_BPS 0x15 00154 #define RF_BITRATEMSB_4800_BPS 0x1A // Default 00155 #define RF_BITRATELSB_4800_BPS 0x0B // Default 00156 #define RF_BITRATEMSB_9600_BPS 0x0D 00157 #define RF_BITRATELSB_9600_BPS 0x05 00158 #define RF_BITRATEMSB_15000_BPS 0x08 00159 #define RF_BITRATELSB_15000_BPS 0x55 00160 #define RF_BITRATEMSB_19200_BPS 0x06 00161 #define RF_BITRATELSB_19200_BPS 0x83 00162 #define RF_BITRATEMSB_38400_BPS 0x03 00163 #define RF_BITRATELSB_38400_BPS 0x41 00164 #define RF_BITRATEMSB_76800_BPS 0x01 00165 #define RF_BITRATELSB_76800_BPS 0xA1 00166 #define RF_BITRATEMSB_153600_BPS 0x00 00167 #define RF_BITRATELSB_153600_BPS 0xD0 00168 #define RF_BITRATEMSB_57600_BPS 0x02 00169 #define RF_BITRATELSB_57600_BPS 0x2C 00170 #define RF_BITRATEMSB_115200_BPS 0x01 00171 #define RF_BITRATELSB_115200_BPS 0x16 00172 #define RF_BITRATEMSB_12500_BPS 0x0A 00173 #define RF_BITRATELSB_12500_BPS 0x00 00174 #define RF_BITRATEMSB_25000_BPS 0x05 00175 #define RF_BITRATELSB_25000_BPS 0x00 00176 #define RF_BITRATEMSB_50000_BPS 0x02 00177 #define RF_BITRATELSB_50000_BPS 0x80 00178 #define RF_BITRATEMSB_100000_BPS 0x01 00179 #define RF_BITRATELSB_100000_BPS 0x40 00180 #define RF_BITRATEMSB_150000_BPS 0x00 00181 #define RF_BITRATELSB_150000_BPS 0xD5 00182 #define RF_BITRATEMSB_200000_BPS 0x00 00183 #define RF_BITRATELSB_200000_BPS 0xA0 00184 #define RF_BITRATEMSB_250000_BPS 0x00 00185 #define RF_BITRATELSB_250000_BPS 0x80 00186 #define RF_BITRATEMSB_32768_BPS 0x03 00187 #define RF_BITRATELSB_32768_BPS 0xD1 00188 00189 /*! 00190 * RegFdev (Hz) 00191 */ 00192 #define RF_FDEVMSB_2000_HZ 0x00 00193 #define RF_FDEVLSB_2000_HZ 0x21 00194 #define RF_FDEVMSB_5000_HZ 0x00 // Default 00195 #define RF_FDEVLSB_5000_HZ 0x52 // Default 00196 #define RF_FDEVMSB_10000_HZ 0x00 00197 #define RF_FDEVLSB_10000_HZ 0xA4 00198 #define RF_FDEVMSB_15000_HZ 0x00 00199 #define RF_FDEVLSB_15000_HZ 0xF6 00200 #define RF_FDEVMSB_20000_HZ 0x01 00201 #define RF_FDEVLSB_20000_HZ 0x48 00202 #define RF_FDEVMSB_25000_HZ 0x01 00203 #define RF_FDEVLSB_25000_HZ 0x9A 00204 #define RF_FDEVMSB_30000_HZ 0x01 00205 #define RF_FDEVLSB_30000_HZ 0xEC 00206 #define RF_FDEVMSB_35000_HZ 0x02 00207 #define RF_FDEVLSB_35000_HZ 0x3D 00208 #define RF_FDEVMSB_40000_HZ 0x02 00209 #define RF_FDEVLSB_40000_HZ 0x8F 00210 #define RF_FDEVMSB_45000_HZ 0x02 00211 #define RF_FDEVLSB_45000_HZ 0xE1 00212 #define RF_FDEVMSB_50000_HZ 0x03 00213 #define RF_FDEVLSB_50000_HZ 0x33 00214 #define RF_FDEVMSB_55000_HZ 0x03 00215 #define RF_FDEVLSB_55000_HZ 0x85 00216 #define RF_FDEVMSB_60000_HZ 0x03 00217 #define RF_FDEVLSB_60000_HZ 0xD7 00218 #define RF_FDEVMSB_65000_HZ 0x04 00219 #define RF_FDEVLSB_65000_HZ 0x29 00220 #define RF_FDEVMSB_70000_HZ 0x04 00221 #define RF_FDEVLSB_70000_HZ 0x7B 00222 #define RF_FDEVMSB_75000_HZ 0x04 00223 #define RF_FDEVLSB_75000_HZ 0xCD 00224 #define RF_FDEVMSB_80000_HZ 0x05 00225 #define RF_FDEVLSB_80000_HZ 0x1F 00226 #define RF_FDEVMSB_85000_HZ 0x05 00227 #define RF_FDEVLSB_85000_HZ 0x71 00228 #define RF_FDEVMSB_90000_HZ 0x05 00229 #define RF_FDEVLSB_90000_HZ 0xC3 00230 #define RF_FDEVMSB_95000_HZ 0x06 00231 #define RF_FDEVLSB_95000_HZ 0x14 00232 #define RF_FDEVMSB_100000_HZ 0x06 00233 #define RF_FDEVLSB_100000_HZ 0x66 00234 #define RF_FDEVMSB_110000_HZ 0x07 00235 #define RF_FDEVLSB_110000_HZ 0x0A 00236 #define RF_FDEVMSB_120000_HZ 0x07 00237 #define RF_FDEVLSB_120000_HZ 0xAE 00238 #define RF_FDEVMSB_130000_HZ 0x08 00239 #define RF_FDEVLSB_130000_HZ 0x52 00240 #define RF_FDEVMSB_140000_HZ 0x08 00241 #define RF_FDEVLSB_140000_HZ 0xF6 00242 #define RF_FDEVMSB_150000_HZ 0x09 00243 #define RF_FDEVLSB_150000_HZ 0x9A 00244 #define RF_FDEVMSB_160000_HZ 0x0A 00245 #define RF_FDEVLSB_160000_HZ 0x3D 00246 #define RF_FDEVMSB_170000_HZ 0x0A 00247 #define RF_FDEVLSB_170000_HZ 0xE1 00248 #define RF_FDEVMSB_180000_HZ 0x0B 00249 #define RF_FDEVLSB_180000_HZ 0x85 00250 #define RF_FDEVMSB_190000_HZ 0x0C 00251 #define RF_FDEVLSB_190000_HZ 0x29 00252 #define RF_FDEVMSB_200000_HZ 0x0C 00253 #define RF_FDEVLSB_200000_HZ 0xCD 00254 00255 /*! 00256 * RegFrf (MHz) 00257 */ 00258 #define RF_FRFMSB_863_MHZ 0xD7 00259 #define RF_FRFMID_863_MHZ 0xC0 00260 #define RF_FRFLSB_863_MHZ 0x00 00261 #define RF_FRFMSB_864_MHZ 0xD8 00262 #define RF_FRFMID_864_MHZ 0x00 00263 #define RF_FRFLSB_864_MHZ 0x00 00264 #define RF_FRFMSB_865_MHZ 0xD8 00265 #define RF_FRFMID_865_MHZ 0x40 00266 #define RF_FRFLSB_865_MHZ 0x00 00267 #define RF_FRFMSB_866_MHZ 0xD8 00268 #define RF_FRFMID_866_MHZ 0x80 00269 #define RF_FRFLSB_866_MHZ 0x00 00270 #define RF_FRFMSB_867_MHZ 0xD8 00271 #define RF_FRFMID_867_MHZ 0xC0 00272 #define RF_FRFLSB_867_MHZ 0x00 00273 #define RF_FRFMSB_868_MHZ 0xD9 00274 #define RF_FRFMID_868_MHZ 0x00 00275 #define RF_FRFLSB_868_MHZ 0x00 00276 #define RF_FRFMSB_869_MHZ 0xD9 00277 #define RF_FRFMID_869_MHZ 0x40 00278 #define RF_FRFLSB_869_MHZ 0x00 00279 #define RF_FRFMSB_870_MHZ 0xD9 00280 #define RF_FRFMID_870_MHZ 0x80 00281 #define RF_FRFLSB_870_MHZ 0x00 00282 00283 #define RF_FRFMSB_902_MHZ 0xE1 00284 #define RF_FRFMID_902_MHZ 0x80 00285 #define RF_FRFLSB_902_MHZ 0x00 00286 #define RF_FRFMSB_903_MHZ 0xE1 00287 #define RF_FRFMID_903_MHZ 0xC0 00288 #define RF_FRFLSB_903_MHZ 0x00 00289 #define RF_FRFMSB_904_MHZ 0xE2 00290 #define RF_FRFMID_904_MHZ 0x00 00291 #define RF_FRFLSB_904_MHZ 0x00 00292 #define RF_FRFMSB_905_MHZ 0xE2 00293 #define RF_FRFMID_905_MHZ 0x40 00294 #define RF_FRFLSB_905_MHZ 0x00 00295 #define RF_FRFMSB_906_MHZ 0xE2 00296 #define RF_FRFMID_906_MHZ 0x80 00297 #define RF_FRFLSB_906_MHZ 0x00 00298 #define RF_FRFMSB_907_MHZ 0xE2 00299 #define RF_FRFMID_907_MHZ 0xC0 00300 #define RF_FRFLSB_907_MHZ 0x00 00301 #define RF_FRFMSB_908_MHZ 0xE3 00302 #define RF_FRFMID_908_MHZ 0x00 00303 #define RF_FRFLSB_908_MHZ 0x00 00304 #define RF_FRFMSB_909_MHZ 0xE3 00305 #define RF_FRFMID_909_MHZ 0x40 00306 #define RF_FRFLSB_909_MHZ 0x00 00307 #define RF_FRFMSB_910_MHZ 0xE3 00308 #define RF_FRFMID_910_MHZ 0x80 00309 #define RF_FRFLSB_910_MHZ 0x00 00310 #define RF_FRFMSB_911_MHZ 0xE3 00311 #define RF_FRFMID_911_MHZ 0xC0 00312 #define RF_FRFLSB_911_MHZ 0x00 00313 #define RF_FRFMSB_912_MHZ 0xE4 00314 #define RF_FRFMID_912_MHZ 0x00 00315 #define RF_FRFLSB_912_MHZ 0x00 00316 #define RF_FRFMSB_913_MHZ 0xE4 00317 #define RF_FRFMID_913_MHZ 0x40 00318 #define RF_FRFLSB_913_MHZ 0x00 00319 #define RF_FRFMSB_914_MHZ 0xE4 00320 #define RF_FRFMID_914_MHZ 0x80 00321 #define RF_FRFLSB_914_MHZ 0x00 00322 #define RF_FRFMSB_915_MHZ 0xE4 // Default 00323 #define RF_FRFMID_915_MHZ 0xC0 // Default 00324 #define RF_FRFLSB_915_MHZ 0x00 // Default 00325 #define RF_FRFMSB_916_MHZ 0xE5 00326 #define RF_FRFMID_916_MHZ 0x00 00327 #define RF_FRFLSB_916_MHZ 0x00 00328 #define RF_FRFMSB_917_MHZ 0xE5 00329 #define RF_FRFMID_917_MHZ 0x40 00330 #define RF_FRFLSB_917_MHZ 0x00 00331 #define RF_FRFMSB_918_MHZ 0xE5 00332 #define RF_FRFMID_918_MHZ 0x80 00333 #define RF_FRFLSB_918_MHZ 0x00 00334 #define RF_FRFMSB_919_MHZ 0xE5 00335 #define RF_FRFMID_919_MHZ 0xC0 00336 #define RF_FRFLSB_919_MHZ 0x00 00337 #define RF_FRFMSB_920_MHZ 0xE6 00338 #define RF_FRFMID_920_MHZ 0x00 00339 #define RF_FRFLSB_920_MHZ 0x00 00340 #define RF_FRFMSB_921_MHZ 0xE6 00341 #define RF_FRFMID_921_MHZ 0x40 00342 #define RF_FRFLSB_921_MHZ 0x00 00343 #define RF_FRFMSB_922_MHZ 0xE6 00344 #define RF_FRFMID_922_MHZ 0x80 00345 #define RF_FRFLSB_922_MHZ 0x00 00346 #define RF_FRFMSB_923_MHZ 0xE6 00347 #define RF_FRFMID_923_MHZ 0xC0 00348 #define RF_FRFLSB_923_MHZ 0x00 00349 #define RF_FRFMSB_924_MHZ 0xE7 00350 #define RF_FRFMID_924_MHZ 0x00 00351 #define RF_FRFLSB_924_MHZ 0x00 00352 #define RF_FRFMSB_925_MHZ 0xE7 00353 #define RF_FRFMID_925_MHZ 0x40 00354 #define RF_FRFLSB_925_MHZ 0x00 00355 #define RF_FRFMSB_926_MHZ 0xE7 00356 #define RF_FRFMID_926_MHZ 0x80 00357 #define RF_FRFLSB_926_MHZ 0x00 00358 #define RF_FRFMSB_927_MHZ 0xE7 00359 #define RF_FRFMID_927_MHZ 0xC0 00360 #define RF_FRFLSB_927_MHZ 0x00 00361 #define RF_FRFMSB_928_MHZ 0xE8 00362 #define RF_FRFMID_928_MHZ 0x00 00363 #define RF_FRFLSB_928_MHZ 0x00 00364 00365 /*! 00366 * RegPaConfig 00367 */ 00368 #define RF_PACONFIG_PASELECT_MASK 0x7F 00369 #define RF_PACONFIG_PASELECT_PABOOST 0x80 00370 #define RF_PACONFIG_PASELECT_RFO 0x00 // Default 00371 00372 #define RF_PACONFIG_MAX_POWER_MASK 0x8F 00373 00374 #define RF_PACONFIG_OUTPUTPOWER_MASK 0xF0 00375 00376 /*! 00377 * RegPaRamp 00378 */ 00379 #define RF_PARAMP_LOWPNTXPLL_MASK 0xE0 00380 #define RF_PARAMP_LOWPNTXPLL_OFF 0x10 // Default 00381 #define RF_PARAMP_LOWPNTXPLL_ON 0x00 00382 00383 #define RF_PARAMP_MASK 0xF0 00384 #define RF_PARAMP_3400_US 0x00 00385 #define RF_PARAMP_2000_US 0x01 00386 #define RF_PARAMP_1000_US 0x02 00387 #define RF_PARAMP_0500_US 0x03 00388 #define RF_PARAMP_0250_US 0x04 00389 #define RF_PARAMP_0125_US 0x05 00390 #define RF_PARAMP_0100_US 0x06 00391 #define RF_PARAMP_0062_US 0x07 00392 #define RF_PARAMP_0050_US 0x08 00393 #define RF_PARAMP_0040_US 0x09 // Default 00394 #define RF_PARAMP_0031_US 0x0A 00395 #define RF_PARAMP_0025_US 0x0B 00396 #define RF_PARAMP_0020_US 0x0C 00397 #define RF_PARAMP_0015_US 0x0D 00398 #define RF_PARAMP_0012_US 0x0E 00399 #define RF_PARAMP_0010_US 0x0F 00400 00401 /*! 00402 * RegOcp 00403 */ 00404 #define RF_OCP_MASK 0xDF 00405 #define RF_OCP_ON 0x20 // Default 00406 #define RF_OCP_OFF 0x00 00407 00408 #define RF_OCP_TRIM_MASK 0xE0 00409 #define RF_OCP_TRIM_045_MA 0x00 00410 #define RF_OCP_TRIM_050_MA 0x01 00411 #define RF_OCP_TRIM_055_MA 0x02 00412 #define RF_OCP_TRIM_060_MA 0x03 00413 #define RF_OCP_TRIM_065_MA 0x04 00414 #define RF_OCP_TRIM_070_MA 0x05 00415 #define RF_OCP_TRIM_075_MA 0x06 00416 #define RF_OCP_TRIM_080_MA 0x07 00417 #define RF_OCP_TRIM_085_MA 0x08 00418 #define RF_OCP_TRIM_090_MA 0x09 00419 #define RF_OCP_TRIM_095_MA 0x0A 00420 #define RF_OCP_TRIM_100_MA 0x0B // Default 00421 #define RF_OCP_TRIM_105_MA 0x0C 00422 #define RF_OCP_TRIM_110_MA 0x0D 00423 #define RF_OCP_TRIM_115_MA 0x0E 00424 #define RF_OCP_TRIM_120_MA 0x0F 00425 #define RF_OCP_TRIM_130_MA 0x10 00426 #define RF_OCP_TRIM_140_MA 0x11 00427 #define RF_OCP_TRIM_150_MA 0x12 00428 #define RF_OCP_TRIM_160_MA 0x13 00429 #define RF_OCP_TRIM_170_MA 0x14 00430 #define RF_OCP_TRIM_180_MA 0x15 00431 #define RF_OCP_TRIM_190_MA 0x16 00432 #define RF_OCP_TRIM_200_MA 0x17 00433 #define RF_OCP_TRIM_210_MA 0x18 00434 #define RF_OCP_TRIM_220_MA 0x19 00435 #define RF_OCP_TRIM_230_MA 0x1A 00436 #define RF_OCP_TRIM_240_MA 0x1B 00437 00438 /*! 00439 * RegLna 00440 */ 00441 #define RF_LNA_GAIN_MASK 0x1F 00442 #define RF_LNA_GAIN_G1 0x20 // Default 00443 #define RF_LNA_GAIN_G2 0x40 00444 #define RF_LNA_GAIN_G3 0x60 00445 #define RF_LNA_GAIN_G4 0x80 00446 #define RF_LNA_GAIN_G5 0xA0 00447 #define RF_LNA_GAIN_G6 0xC0 00448 00449 #define RF_LNA_BOOST_MASK 0xFC 00450 #define RF_LNA_BOOST_OFF 0x00 // Default 00451 #define RF_LNA_BOOST_ON 0x03 00452 00453 /*! 00454 * RegRxConfig 00455 */ 00456 #define RF_RXCONFIG_RESTARTRXONCOLLISION_MASK 0x7F 00457 #define RF_RXCONFIG_RESTARTRXONCOLLISION_ON 0x80 00458 #define RF_RXCONFIG_RESTARTRXONCOLLISION_OFF 0x00 // Default 00459 00460 #define RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK 0x40 // Write only 00461 00462 #define RF_RXCONFIG_RESTARTRXWITHPLLLOCK 0x20 // Write only 00463 00464 #define RF_RXCONFIG_AFCAUTO_MASK 0xEF 00465 #define RF_RXCONFIG_AFCAUTO_ON 0x10 00466 #define RF_RXCONFIG_AFCAUTO_OFF 0x00 // Default 00467 00468 #define RF_RXCONFIG_AGCAUTO_MASK 0xF7 00469 #define RF_RXCONFIG_AGCAUTO_ON 0x08 // Default 00470 #define RF_RXCONFIG_AGCAUTO_OFF 0x00 00471 00472 #define RF_RXCONFIG_RXTRIGER_MASK 0xF8 00473 #define RF_RXCONFIG_RXTRIGER_OFF 0x00 00474 #define RF_RXCONFIG_RXTRIGER_RSSI 0x01 00475 #define RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT 0x06 // Default 00476 #define RF_RXCONFIG_RXTRIGER_RSSI_PREAMBLEDETECT 0x07 00477 00478 /*! 00479 * RegRssiConfig 00480 */ 00481 #define RF_RSSICONFIG_OFFSET_MASK 0x07 00482 #define RF_RSSICONFIG_OFFSET_P_00_DB 0x00 // Default 00483 #define RF_RSSICONFIG_OFFSET_P_01_DB 0x08 00484 #define RF_RSSICONFIG_OFFSET_P_02_DB 0x10 00485 #define RF_RSSICONFIG_OFFSET_P_03_DB 0x18 00486 #define RF_RSSICONFIG_OFFSET_P_04_DB 0x20 00487 #define RF_RSSICONFIG_OFFSET_P_05_DB 0x28 00488 #define RF_RSSICONFIG_OFFSET_P_06_DB 0x30 00489 #define RF_RSSICONFIG_OFFSET_P_07_DB 0x38 00490 #define RF_RSSICONFIG_OFFSET_P_08_DB 0x40 00491 #define RF_RSSICONFIG_OFFSET_P_09_DB 0x48 00492 #define RF_RSSICONFIG_OFFSET_P_10_DB 0x50 00493 #define RF_RSSICONFIG_OFFSET_P_11_DB 0x58 00494 #define RF_RSSICONFIG_OFFSET_P_12_DB 0x60 00495 #define RF_RSSICONFIG_OFFSET_P_13_DB 0x68 00496 #define RF_RSSICONFIG_OFFSET_P_14_DB 0x70 00497 #define RF_RSSICONFIG_OFFSET_P_15_DB 0x78 00498 #define RF_RSSICONFIG_OFFSET_M_16_DB 0x80 00499 #define RF_RSSICONFIG_OFFSET_M_15_DB 0x88 00500 #define RF_RSSICONFIG_OFFSET_M_14_DB 0x90 00501 #define RF_RSSICONFIG_OFFSET_M_13_DB 0x98 00502 #define RF_RSSICONFIG_OFFSET_M_12_DB 0xA0 00503 #define RF_RSSICONFIG_OFFSET_M_11_DB 0xA8 00504 #define RF_RSSICONFIG_OFFSET_M_10_DB 0xB0 00505 #define RF_RSSICONFIG_OFFSET_M_09_DB 0xB8 00506 #define RF_RSSICONFIG_OFFSET_M_08_DB 0xC0 00507 #define RF_RSSICONFIG_OFFSET_M_07_DB 0xC8 00508 #define RF_RSSICONFIG_OFFSET_M_06_DB 0xD0 00509 #define RF_RSSICONFIG_OFFSET_M_05_DB 0xD8 00510 #define RF_RSSICONFIG_OFFSET_M_04_DB 0xE0 00511 #define RF_RSSICONFIG_OFFSET_M_03_DB 0xE8 00512 #define RF_RSSICONFIG_OFFSET_M_02_DB 0xF0 00513 #define RF_RSSICONFIG_OFFSET_M_01_DB 0xF8 00514 00515 #define RF_RSSICONFIG_SMOOTHING_MASK 0xF8 00516 #define RF_RSSICONFIG_SMOOTHING_2 0x00 00517 #define RF_RSSICONFIG_SMOOTHING_4 0x01 00518 #define RF_RSSICONFIG_SMOOTHING_8 0x02 // Default 00519 #define RF_RSSICONFIG_SMOOTHING_16 0x03 00520 #define RF_RSSICONFIG_SMOOTHING_32 0x04 00521 #define RF_RSSICONFIG_SMOOTHING_64 0x05 00522 #define RF_RSSICONFIG_SMOOTHING_128 0x06 00523 #define RF_RSSICONFIG_SMOOTHING_256 0x07 00524 00525 /*! 00526 * RegRssiCollision 00527 */ 00528 #define RF_RSSICOLISION_THRESHOLD 0x0A // Default 00529 00530 /*! 00531 * RegRssiThresh 00532 */ 00533 #define RF_RSSITHRESH_THRESHOLD 0xFF // Default 00534 00535 /*! 00536 * RegRssiValue (Read Only) 00537 */ 00538 00539 /*! 00540 * RegRxBw 00541 */ 00542 #define RF_RXBW_MANT_MASK 0xE7 00543 #define RF_RXBW_MANT_16 0x00 00544 #define RF_RXBW_MANT_20 0x08 00545 #define RF_RXBW_MANT_24 0x10 // Default 00546 00547 #define RF_RXBW_EXP_MASK 0xF8 00548 #define RF_RXBW_EXP_0 0x00 00549 #define RF_RXBW_EXP_1 0x01 00550 #define RF_RXBW_EXP_2 0x02 00551 #define RF_RXBW_EXP_3 0x03 00552 #define RF_RXBW_EXP_4 0x04 00553 #define RF_RXBW_EXP_5 0x05 // Default 00554 #define RF_RXBW_EXP_6 0x06 00555 #define RF_RXBW_EXP_7 0x07 00556 00557 /*! 00558 * RegAfcBw 00559 */ 00560 #define RF_AFCBW_MANTAFC_MASK 0xE7 00561 #define RF_AFCBW_MANTAFC_16 0x00 00562 #define RF_AFCBW_MANTAFC_20 0x08 // Default 00563 #define RF_AFCBW_MANTAFC_24 0x10 00564 00565 #define RF_AFCBW_EXPAFC_MASK 0xF8 00566 #define RF_AFCBW_EXPAFC_0 0x00 00567 #define RF_AFCBW_EXPAFC_1 0x01 00568 #define RF_AFCBW_EXPAFC_2 0x02 00569 #define RF_AFCBW_EXPAFC_3 0x03 // Default 00570 #define RF_AFCBW_EXPAFC_4 0x04 00571 #define RF_AFCBW_EXPAFC_5 0x05 00572 #define RF_AFCBW_EXPAFC_6 0x06 00573 #define RF_AFCBW_EXPAFC_7 0x07 00574 00575 /*! 00576 * RegOokPeak 00577 */ 00578 #define RF_OOKPEAK_BITSYNC_MASK 0xDF // Default 00579 #define RF_OOKPEAK_BITSYNC_ON 0x20 // Default 00580 #define RF_OOKPEAK_BITSYNC_OFF 0x00 00581 00582 #define RF_OOKPEAK_OOKTHRESHTYPE_MASK 0xE7 00583 #define RF_OOKPEAK_OOKTHRESHTYPE_FIXED 0x00 00584 #define RF_OOKPEAK_OOKTHRESHTYPE_PEAK 0x08 // Default 00585 #define RF_OOKPEAK_OOKTHRESHTYPE_AVERAGE 0x10 00586 00587 #define RF_OOKPEAK_OOKPEAKTHRESHSTEP_MASK 0xF8 00588 #define RF_OOKPEAK_OOKPEAKTHRESHSTEP_0_5_DB 0x00 // Default 00589 #define RF_OOKPEAK_OOKPEAKTHRESHSTEP_1_0_DB 0x01 00590 #define RF_OOKPEAK_OOKPEAKTHRESHSTEP_1_5_DB 0x02 00591 #define RF_OOKPEAK_OOKPEAKTHRESHSTEP_2_0_DB 0x03 00592 #define RF_OOKPEAK_OOKPEAKTHRESHSTEP_3_0_DB 0x04 00593 #define RF_OOKPEAK_OOKPEAKTHRESHSTEP_4_0_DB 0x05 00594 #define RF_OOKPEAK_OOKPEAKTHRESHSTEP_5_0_DB 0x06 00595 #define RF_OOKPEAK_OOKPEAKTHRESHSTEP_6_0_DB 0x07 00596 00597 /*! 00598 * RegOokFix 00599 */ 00600 #define RF_OOKFIX_OOKFIXEDTHRESHOLD 0x0C // Default 00601 00602 /*! 00603 * RegOokAvg 00604 */ 00605 #define RF_OOKAVG_OOKPEAKTHRESHDEC_MASK 0x1F 00606 #define RF_OOKAVG_OOKPEAKTHRESHDEC_000 0x00 // Default 00607 #define RF_OOKAVG_OOKPEAKTHRESHDEC_001 0x20 00608 #define RF_OOKAVG_OOKPEAKTHRESHDEC_010 0x40 00609 #define RF_OOKAVG_OOKPEAKTHRESHDEC_011 0x60 00610 #define RF_OOKAVG_OOKPEAKTHRESHDEC_100 0x80 00611 #define RF_OOKAVG_OOKPEAKTHRESHDEC_101 0xA0 00612 #define RF_OOKAVG_OOKPEAKTHRESHDEC_110 0xC0 00613 #define RF_OOKAVG_OOKPEAKTHRESHDEC_111 0xE0 00614 00615 #define RF_OOKAVG_AVERAGEOFFSET_MASK 0xF3 00616 #define RF_OOKAVG_AVERAGEOFFSET_0_DB 0x00 // Default 00617 #define RF_OOKAVG_AVERAGEOFFSET_2_DB 0x04 00618 #define RF_OOKAVG_AVERAGEOFFSET_4_DB 0x08 00619 #define RF_OOKAVG_AVERAGEOFFSET_6_DB 0x0C 00620 00621 #define RF_OOKAVG_OOKAVERAGETHRESHFILT_MASK 0xFC 00622 #define RF_OOKAVG_OOKAVERAGETHRESHFILT_00 0x00 00623 #define RF_OOKAVG_OOKAVERAGETHRESHFILT_01 0x01 00624 #define RF_OOKAVG_OOKAVERAGETHRESHFILT_10 0x02 // Default 00625 #define RF_OOKAVG_OOKAVERAGETHRESHFILT_11 0x03 00626 00627 /*! 00628 * RegAfcFei 00629 */ 00630 #define RF_AFCFEI_AGCSTART 0x10 00631 00632 #define RF_AFCFEI_AFCCLEAR 0x02 00633 00634 #define RF_AFCFEI_AFCAUTOCLEAR_MASK 0xFE 00635 #define RF_AFCFEI_AFCAUTOCLEAR_ON 0x01 00636 #define RF_AFCFEI_AFCAUTOCLEAR_OFF 0x00 // Default 00637 00638 /*! 00639 * RegAfcMsb (Read Only) 00640 */ 00641 00642 /*! 00643 * RegAfcLsb (Read Only) 00644 */ 00645 00646 /*! 00647 * RegFeiMsb (Read Only) 00648 */ 00649 00650 /*! 00651 * RegFeiLsb (Read Only) 00652 */ 00653 00654 /*! 00655 * RegPreambleDetect 00656 */ 00657 #define RF_PREAMBLEDETECT_DETECTOR_MASK 0x7F 00658 #define RF_PREAMBLEDETECT_DETECTOR_ON 0x80 // Default 00659 #define RF_PREAMBLEDETECT_DETECTOR_OFF 0x00 00660 00661 #define RF_PREAMBLEDETECT_DETECTORSIZE_MASK 0x9F 00662 #define RF_PREAMBLEDETECT_DETECTORSIZE_1 0x00 00663 #define RF_PREAMBLEDETECT_DETECTORSIZE_2 0x20 // Default 00664 #define RF_PREAMBLEDETECT_DETECTORSIZE_3 0x40 00665 #define RF_PREAMBLEDETECT_DETECTORSIZE_4 0x60 00666 00667 #define RF_PREAMBLEDETECT_DETECTORTOL_MASK 0xE0 00668 #define RF_PREAMBLEDETECT_DETECTORTOL_0 0x00 00669 #define RF_PREAMBLEDETECT_DETECTORTOL_1 0x01 00670 #define RF_PREAMBLEDETECT_DETECTORTOL_2 0x02 00671 #define RF_PREAMBLEDETECT_DETECTORTOL_3 0x03 00672 #define RF_PREAMBLEDETECT_DETECTORTOL_4 0x04 00673 #define RF_PREAMBLEDETECT_DETECTORTOL_5 0x05 00674 #define RF_PREAMBLEDETECT_DETECTORTOL_6 0x06 00675 #define RF_PREAMBLEDETECT_DETECTORTOL_7 0x07 00676 #define RF_PREAMBLEDETECT_DETECTORTOL_8 0x08 00677 #define RF_PREAMBLEDETECT_DETECTORTOL_9 0x09 00678 #define RF_PREAMBLEDETECT_DETECTORTOL_10 0x0A // Default 00679 #define RF_PREAMBLEDETECT_DETECTORTOL_11 0x0B 00680 #define RF_PREAMBLEDETECT_DETECTORTOL_12 0x0C 00681 #define RF_PREAMBLEDETECT_DETECTORTOL_13 0x0D 00682 #define RF_PREAMBLEDETECT_DETECTORTOL_14 0x0E 00683 #define RF_PREAMBLEDETECT_DETECTORTOL_15 0x0F 00684 #define RF_PREAMBLEDETECT_DETECTORTOL_16 0x10 00685 #define RF_PREAMBLEDETECT_DETECTORTOL_17 0x11 00686 #define RF_PREAMBLEDETECT_DETECTORTOL_18 0x12 00687 #define RF_PREAMBLEDETECT_DETECTORTOL_19 0x13 00688 #define RF_PREAMBLEDETECT_DETECTORTOL_20 0x14 00689 #define RF_PREAMBLEDETECT_DETECTORTOL_21 0x15 00690 #define RF_PREAMBLEDETECT_DETECTORTOL_22 0x16 00691 #define RF_PREAMBLEDETECT_DETECTORTOL_23 0x17 00692 #define RF_PREAMBLEDETECT_DETECTORTOL_24 0x18 00693 #define RF_PREAMBLEDETECT_DETECTORTOL_25 0x19 00694 #define RF_PREAMBLEDETECT_DETECTORTOL_26 0x1A 00695 #define RF_PREAMBLEDETECT_DETECTORTOL_27 0x1B 00696 #define RF_PREAMBLEDETECT_DETECTORTOL_28 0x1C 00697 #define RF_PREAMBLEDETECT_DETECTORTOL_29 0x1D 00698 #define RF_PREAMBLEDETECT_DETECTORTOL_30 0x1E 00699 #define RF_PREAMBLEDETECT_DETECTORTOL_31 0x1F 00700 00701 /*! 00702 * RegRxTimeout1 00703 */ 00704 #define RF_RXTIMEOUT1_TIMEOUTRXRSSI 0x00 // Default 00705 00706 /*! 00707 * RegRxTimeout2 00708 */ 00709 #define RF_RXTIMEOUT2_TIMEOUTRXPREAMBLE 0x00 // Default 00710 00711 /*! 00712 * RegRxTimeout3 00713 */ 00714 #define RF_RXTIMEOUT3_TIMEOUTSIGNALSYNC 0x00 // Default 00715 00716 /*! 00717 * RegRxDelay 00718 */ 00719 #define RF_RXDELAY_INTERPACKETRXDELAY 0x00 // Default 00720 00721 /*! 00722 * RegOsc 00723 */ 00724 #define RF_OSC_RCCALSTART 0x08 00725 00726 #define RF_OSC_CLKOUT_MASK 0xF8 00727 #define RF_OSC_CLKOUT_32_MHZ 0x00 00728 #define RF_OSC_CLKOUT_16_MHZ 0x01 00729 #define RF_OSC_CLKOUT_8_MHZ 0x02 00730 #define RF_OSC_CLKOUT_4_MHZ 0x03 00731 #define RF_OSC_CLKOUT_2_MHZ 0x04 00732 #define RF_OSC_CLKOUT_1_MHZ 0x05 // Default 00733 #define RF_OSC_CLKOUT_RC 0x06 00734 #define RF_OSC_CLKOUT_OFF 0x07 00735 00736 /*! 00737 * RegPreambleMsb/RegPreambleLsb 00738 */ 00739 #define RF_PREAMBLEMSB_SIZE 0x00 // Default 00740 #define RF_PREAMBLELSB_SIZE 0x03 // Default 00741 00742 /*! 00743 * RegSyncConfig 00744 */ 00745 #define RF_SYNCCONFIG_AUTORESTARTRXMODE_MASK 0x3F 00746 #define RF_SYNCCONFIG_AUTORESTARTRXMODE_WAITPLL_ON 0x80 // Default 00747 #define RF_SYNCCONFIG_AUTORESTARTRXMODE_WAITPLL_OFF 0x40 00748 #define RF_SYNCCONFIG_AUTORESTARTRXMODE_OFF 0x00 00749 00750 00751 #define RF_SYNCCONFIG_PREAMBLEPOLARITY_MASK 0xDF 00752 #define RF_SYNCCONFIG_PREAMBLEPOLARITY_55 0x20 00753 #define RF_SYNCCONFIG_PREAMBLEPOLARITY_AA 0x00 // Default 00754 00755 #define RF_SYNCCONFIG_SYNC_MASK 0xEF 00756 #define RF_SYNCCONFIG_SYNC_ON 0x10 // Default 00757 #define RF_SYNCCONFIG_SYNC_OFF 0x00 00758 00759 00760 #define RF_SYNCCONFIG_SYNCSIZE_MASK 0xF8 00761 #define RF_SYNCCONFIG_SYNCSIZE_1 0x00 00762 #define RF_SYNCCONFIG_SYNCSIZE_2 0x01 00763 #define RF_SYNCCONFIG_SYNCSIZE_3 0x02 00764 #define RF_SYNCCONFIG_SYNCSIZE_4 0x03 // Default 00765 #define RF_SYNCCONFIG_SYNCSIZE_5 0x04 00766 #define RF_SYNCCONFIG_SYNCSIZE_6 0x05 00767 #define RF_SYNCCONFIG_SYNCSIZE_7 0x06 00768 #define RF_SYNCCONFIG_SYNCSIZE_8 0x07 00769 00770 /*! 00771 * RegSyncValue1-8 00772 */ 00773 #define RF_SYNCVALUE1_SYNCVALUE 0x01 // Default 00774 #define RF_SYNCVALUE2_SYNCVALUE 0x01 // Default 00775 #define RF_SYNCVALUE3_SYNCVALUE 0x01 // Default 00776 #define RF_SYNCVALUE4_SYNCVALUE 0x01 // Default 00777 #define RF_SYNCVALUE5_SYNCVALUE 0x01 // Default 00778 #define RF_SYNCVALUE6_SYNCVALUE 0x01 // Default 00779 #define RF_SYNCVALUE7_SYNCVALUE 0x01 // Default 00780 #define RF_SYNCVALUE8_SYNCVALUE 0x01 // Default 00781 00782 /*! 00783 * RegPacketConfig1 00784 */ 00785 #define RF_PACKETCONFIG1_PACKETFORMAT_MASK 0x7F 00786 #define RF_PACKETCONFIG1_PACKETFORMAT_FIXED 0x00 00787 #define RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE 0x80 // Default 00788 00789 #define RF_PACKETCONFIG1_DCFREE_MASK 0x9F 00790 #define RF_PACKETCONFIG1_DCFREE_OFF 0x00 // Default 00791 #define RF_PACKETCONFIG1_DCFREE_MANCHESTER 0x20 00792 #define RF_PACKETCONFIG1_DCFREE_WHITENING 0x40 00793 00794 #define RF_PACKETCONFIG1_CRC_MASK 0xEF 00795 #define RF_PACKETCONFIG1_CRC_ON 0x10 // Default 00796 #define RF_PACKETCONFIG1_CRC_OFF 0x00 00797 00798 #define RF_PACKETCONFIG1_CRCAUTOCLEAR_MASK 0xF7 00799 #define RF_PACKETCONFIG1_CRCAUTOCLEAR_ON 0x00 // Default 00800 #define RF_PACKETCONFIG1_CRCAUTOCLEAR_OFF 0x08 00801 00802 #define RF_PACKETCONFIG1_ADDRSFILTERING_MASK 0xF9 00803 #define RF_PACKETCONFIG1_ADDRSFILTERING_OFF 0x00 // Default 00804 #define RF_PACKETCONFIG1_ADDRSFILTERING_NODE 0x02 00805 #define RF_PACKETCONFIG1_ADDRSFILTERING_NODEBROADCAST 0x04 00806 00807 #define RF_PACKETCONFIG1_CRCWHITENINGTYPE_MASK 0xFE 00808 #define RF_PACKETCONFIG1_CRCWHITENINGTYPE_CCITT 0x00 // Default 00809 #define RF_PACKETCONFIG1_CRCWHITENINGTYPE_IBM 0x01 00810 00811 /*! 00812 * RegPacketConfig2 00813 */ 00814 00815 #define RF_PACKETCONFIG2_WMBUS_CRC_ENABLE_MASK 0x7F 00816 #define RF_PACKETCONFIG2_WMBUS_CRC_ENABLE 0x80 00817 #define RF_PACKETCONFIG2_WMBUS_CRC_DISABLE 0x00 // Default 00818 00819 #define RF_PACKETCONFIG2_DATAMODE_MASK 0xBF 00820 #define RF_PACKETCONFIG2_DATAMODE_CONTINUOUS 0x00 00821 #define RF_PACKETCONFIG2_DATAMODE_PACKET 0x40 // Default 00822 00823 #define RF_PACKETCONFIG2_IOHOME_MASK 0xDF 00824 #define RF_PACKETCONFIG2_IOHOME_ON 0x20 00825 #define RF_PACKETCONFIG2_IOHOME_OFF 0x00 // Default 00826 00827 #define RF_PACKETCONFIG2_BEACON_MASK 0xF7 00828 #define RF_PACKETCONFIG2_BEACON_ON 0x08 00829 #define RF_PACKETCONFIG2_BEACON_OFF 0x00 // Default 00830 00831 #define RF_PACKETCONFIG2_PAYLOADLENGTH_MSB_MASK 0xF8 00832 00833 /*! 00834 * RegPayloadLength 00835 */ 00836 #define RF_PAYLOADLENGTH_LENGTH 0x40 // Default 00837 00838 /*! 00839 * RegNodeAdrs 00840 */ 00841 #define RF_NODEADDRESS_ADDRESS 0x00 00842 00843 /*! 00844 * RegBroadcastAdrs 00845 */ 00846 #define RF_BROADCASTADDRESS_ADDRESS 0x00 00847 00848 /*! 00849 * RegFifoThresh 00850 */ 00851 #define RF_FIFOTHRESH_TXSTARTCONDITION_MASK 0x7F 00852 #define RF_FIFOTHRESH_TXSTARTCONDITION_FIFOTHRESH 0x00 // Default 00853 #define RF_FIFOTHRESH_TXSTARTCONDITION_FIFONOTEMPTY 0x80 00854 00855 #define RF_FIFOTHRESH_FIFOTHRESHOLD_MASK 0xC0 00856 #define RF_FIFOTHRESH_FIFOTHRESHOLD_THRESHOLD 0x0F // Default 00857 00858 /*! 00859 * RegSeqConfig1 00860 */ 00861 #define RF_SEQCONFIG1_SEQUENCER_START 0x80 00862 00863 #define RF_SEQCONFIG1_SEQUENCER_STOP 0x40 00864 00865 #define RF_SEQCONFIG1_IDLEMODE_MASK 0xDF 00866 #define RF_SEQCONFIG1_IDLEMODE_SLEEP 0x20 00867 #define RF_SEQCONFIG1_IDLEMODE_STANDBY 0x00 // Default 00868 00869 #define RF_SEQCONFIG1_FROMSTART_MASK 0xE7 00870 #define RF_SEQCONFIG1_FROMSTART_TOLPS 0x00 // Default 00871 #define RF_SEQCONFIG1_FROMSTART_TORX 0x08 00872 #define RF_SEQCONFIG1_FROMSTART_TOTX 0x10 00873 #define RF_SEQCONFIG1_FROMSTART_TOTX_ONFIFOLEVEL 0x18 00874 00875 #define RF_SEQCONFIG1_LPS_MASK 0xFB 00876 #define RF_SEQCONFIG1_LPS_SEQUENCER_OFF 0x00 // Default 00877 #define RF_SEQCONFIG1_LPS_IDLE 0x04 00878 00879 #define RF_SEQCONFIG1_FROMIDLE_MASK 0xFD 00880 #define RF_SEQCONFIG1_FROMIDLE_TOTX 0x00 // Default 00881 #define RF_SEQCONFIG1_FROMIDLE_TORX 0x02 00882 00883 #define RF_SEQCONFIG1_FROMTX_MASK 0xFE 00884 #define RF_SEQCONFIG1_FROMTX_TOLPS 0x00 // Default 00885 #define RF_SEQCONFIG1_FROMTX_TORX 0x01 00886 00887 /*! 00888 * RegSeqConfig2 00889 */ 00890 #define RF_SEQCONFIG2_FROMRX_MASK 0x1F 00891 #define RF_SEQCONFIG2_FROMRX_TOUNUSED_000 0x00 // Default 00892 #define RF_SEQCONFIG2_FROMRX_TORXPKT_ONPLDRDY 0x20 00893 #define RF_SEQCONFIG2_FROMRX_TOLPS_ONPLDRDY 0x40 00894 #define RF_SEQCONFIG2_FROMRX_TORXPKT_ONCRCOK 0x60 00895 #define RF_SEQCONFIG2_FROMRX_TOSEQUENCEROFF_ONRSSI 0x80 00896 #define RF_SEQCONFIG2_FROMRX_TOSEQUENCEROFF_ONSYNC 0xA0 00897 #define RF_SEQCONFIG2_FROMRX_TOSEQUENCEROFF_ONPREAMBLE 0xC0 00898 #define RF_SEQCONFIG2_FROMRX_TOUNUSED_111 0xE0 00899 00900 #define RF_SEQCONFIG2_FROMRXTIMEOUT_MASK 0xE7 00901 #define RF_SEQCONFIG2_FROMRXTIMEOUT_TORXRESTART 0x00 // Default 00902 #define RF_SEQCONFIG2_FROMRXTIMEOUT_TOTX 0x08 00903 #define RF_SEQCONFIG2_FROMRXTIMEOUT_TOLPS 0x10 00904 #define RF_SEQCONFIG2_FROMRXTIMEOUT_TOSEQUENCEROFF 0x18 00905 00906 #define RF_SEQCONFIG2_FROMRXPKT_MASK 0xF8 00907 #define RF_SEQCONFIG2_FROMRXPKT_TOSEQUENCEROFF 0x00 // Default 00908 #define RF_SEQCONFIG2_FROMRXPKT_TOTX_ONFIFOEMPTY 0x01 00909 #define RF_SEQCONFIG2_FROMRXPKT_TOLPS 0x02 00910 #define RF_SEQCONFIG2_FROMRXPKT_TOSYNTHESIZERRX 0x03 00911 #define RF_SEQCONFIG2_FROMRXPKT_TORX 0x04 00912 00913 /*! 00914 * RegTimerResol 00915 */ 00916 #define RF_TIMERRESOL_TIMER1RESOL_MASK 0xF3 00917 #define RF_TIMERRESOL_TIMER1RESOL_OFF 0x00 // Default 00918 #define RF_TIMERRESOL_TIMER1RESOL_000064_US 0x04 00919 #define RF_TIMERRESOL_TIMER1RESOL_004100_US 0x08 00920 #define RF_TIMERRESOL_TIMER1RESOL_262000_US 0x0C 00921 00922 #define RF_TIMERRESOL_TIMER2RESOL_MASK 0xFC 00923 #define RF_TIMERRESOL_TIMER2RESOL_OFF 0x00 // Default 00924 #define RF_TIMERRESOL_TIMER2RESOL_000064_US 0x01 00925 #define RF_TIMERRESOL_TIMER2RESOL_004100_US 0x02 00926 #define RF_TIMERRESOL_TIMER2RESOL_262000_US 0x03 00927 00928 /*! 00929 * RegTimer1Coef 00930 */ 00931 #define RF_TIMER1COEF_TIMER1COEFFICIENT 0xF5 // Default 00932 00933 /*! 00934 * RegTimer2Coef 00935 */ 00936 #define RF_TIMER2COEF_TIMER2COEFFICIENT 0x20 // Default 00937 00938 /*! 00939 * RegImageCal 00940 */ 00941 #define RF_IMAGECAL_AUTOIMAGECAL_MASK 0x7F 00942 #define RF_IMAGECAL_AUTOIMAGECAL_ON 0x80 00943 #define RF_IMAGECAL_AUTOIMAGECAL_OFF 0x00 // Default 00944 00945 #define RF_IMAGECAL_IMAGECAL_MASK 0xBF 00946 #define RF_IMAGECAL_IMAGECAL_START 0x40 00947 00948 #define RF_IMAGECAL_IMAGECAL_RUNNING 0x20 00949 #define RF_IMAGECAL_IMAGECAL_DONE 0x00 // Default 00950 00951 #define RF_IMAGECAL_TEMPCHANGE_HIGHER 0x08 00952 #define RF_IMAGECAL_TEMPCHANGE_LOWER 0x00 00953 00954 #define RF_IMAGECAL_TEMPTHRESHOLD_MASK 0xF9 00955 #define RF_IMAGECAL_TEMPTHRESHOLD_05 0x00 00956 #define RF_IMAGECAL_TEMPTHRESHOLD_10 0x02 // Default 00957 #define RF_IMAGECAL_TEMPTHRESHOLD_15 0x04 00958 #define RF_IMAGECAL_TEMPTHRESHOLD_20 0x06 00959 00960 #define RF_IMAGECAL_TEMPMONITOR_MASK 0xFE 00961 #define RF_IMAGECAL_TEMPMONITOR_ON 0x00 // Default 00962 #define RF_IMAGECAL_TEMPMONITOR_OFF 0x01 00963 00964 /*! 00965 * RegTemp (Read Only) 00966 */ 00967 00968 /*! 00969 * RegLowBat 00970 */ 00971 #define RF_LOWBAT_MASK 0xF7 00972 #define RF_LOWBAT_ON 0x08 00973 #define RF_LOWBAT_OFF 0x00 // Default 00974 00975 #define RF_LOWBAT_TRIM_MASK 0xF8 00976 #define RF_LOWBAT_TRIM_1695 0x00 00977 #define RF_LOWBAT_TRIM_1764 0x01 00978 #define RF_LOWBAT_TRIM_1835 0x02 // Default 00979 #define RF_LOWBAT_TRIM_1905 0x03 00980 #define RF_LOWBAT_TRIM_1976 0x04 00981 #define RF_LOWBAT_TRIM_2045 0x05 00982 #define RF_LOWBAT_TRIM_2116 0x06 00983 #define RF_LOWBAT_TRIM_2185 0x07 00984 00985 /*! 00986 * RegIrqFlags1 00987 */ 00988 #define RF_IRQFLAGS1_MODEREADY 0x80 00989 00990 #define RF_IRQFLAGS1_RXREADY 0x40 00991 00992 #define RF_IRQFLAGS1_TXREADY 0x20 00993 00994 #define RF_IRQFLAGS1_PLLLOCK 0x10 00995 00996 #define RF_IRQFLAGS1_RSSI 0x08 00997 00998 #define RF_IRQFLAGS1_TIMEOUT 0x04 00999 01000 #define RF_IRQFLAGS1_PREAMBLEDETECT 0x02 01001 01002 #define RF_IRQFLAGS1_SYNCADDRESSMATCH 0x01 01003 01004 /*! 01005 * RegIrqFlags2 01006 */ 01007 #define RF_IRQFLAGS2_FIFOFULL 0x80 01008 01009 #define RF_IRQFLAGS2_FIFOEMPTY 0x40 01010 01011 #define RF_IRQFLAGS2_FIFOLEVEL 0x20 01012 01013 #define RF_IRQFLAGS2_FIFOOVERRUN 0x10 01014 01015 #define RF_IRQFLAGS2_PACKETSENT 0x08 01016 01017 #define RF_IRQFLAGS2_PAYLOADREADY 0x04 01018 01019 #define RF_IRQFLAGS2_CRCOK 0x02 01020 01021 #define RF_IRQFLAGS2_LOWBAT 0x01 01022 01023 /*! 01024 * RegDioMapping1 01025 */ 01026 #define RF_DIOMAPPING1_DIO0_MASK 0x3F 01027 #define RF_DIOMAPPING1_DIO0_00 0x00 // Default 01028 #define RF_DIOMAPPING1_DIO0_01 0x40 01029 #define RF_DIOMAPPING1_DIO0_10 0x80 01030 #define RF_DIOMAPPING1_DIO0_11 0xC0 01031 01032 #define RF_DIOMAPPING1_DIO1_MASK 0xCF 01033 #define RF_DIOMAPPING1_DIO1_00 0x00 // Default 01034 #define RF_DIOMAPPING1_DIO1_01 0x10 01035 #define RF_DIOMAPPING1_DIO1_10 0x20 01036 #define RF_DIOMAPPING1_DIO1_11 0x30 01037 01038 #define RF_DIOMAPPING1_DIO2_MASK 0xF3 01039 #define RF_DIOMAPPING1_DIO2_00 0x00 // Default 01040 #define RF_DIOMAPPING1_DIO2_01 0x04 01041 #define RF_DIOMAPPING1_DIO2_10 0x08 01042 #define RF_DIOMAPPING1_DIO2_11 0x0C 01043 01044 #define RF_DIOMAPPING1_DIO3_MASK 0xFC 01045 #define RF_DIOMAPPING1_DIO3_00 0x00 // Default 01046 #define RF_DIOMAPPING1_DIO3_01 0x01 01047 #define RF_DIOMAPPING1_DIO3_10 0x02 01048 #define RF_DIOMAPPING1_DIO3_11 0x03 01049 01050 /*! 01051 * RegDioMapping2 01052 */ 01053 #define RF_DIOMAPPING2_DIO4_MASK 0x3F 01054 #define RF_DIOMAPPING2_DIO4_00 0x00 // Default 01055 #define RF_DIOMAPPING2_DIO4_01 0x40 01056 #define RF_DIOMAPPING2_DIO4_10 0x80 01057 #define RF_DIOMAPPING2_DIO4_11 0xC0 01058 01059 #define RF_DIOMAPPING2_DIO5_MASK 0xCF 01060 #define RF_DIOMAPPING2_DIO5_00 0x00 // Default 01061 #define RF_DIOMAPPING2_DIO5_01 0x10 01062 #define RF_DIOMAPPING2_DIO5_10 0x20 01063 #define RF_DIOMAPPING2_DIO5_11 0x30 01064 01065 #define RF_DIOMAPPING2_MAP_MASK 0xFE 01066 #define RF_DIOMAPPING2_MAP_PREAMBLEDETECT 0x01 01067 #define RF_DIOMAPPING2_MAP_RSSI 0x00 // Default 01068 01069 /*! 01070 * RegVersion (Read Only) 01071 */ 01072 01073 /*! 01074 * RegPllHop 01075 */ 01076 #define RF_PLLHOP_FASTHOP_MASK 0x7F 01077 #define RF_PLLHOP_FASTHOP_ON 0x80 01078 #define RF_PLLHOP_FASTHOP_OFF 0x00 // Default 01079 01080 /*! 01081 * RegTcxo 01082 */ 01083 #define RF_TCXO_TCXOINPUT_MASK 0xEF 01084 #define RF_TCXO_TCXOINPUT_ON 0x10 01085 #define RF_TCXO_TCXOINPUT_OFF 0x00 // Default 01086 01087 /*! 01088 * RegPaDac 01089 */ 01090 #define RF_PADAC_20DBM_MASK 0xF8 01091 #define RF_PADAC_20DBM_ON 0x07 01092 #define RF_PADAC_20DBM_OFF 0x04 // Default 01093 01094 /*! 01095 * RegFormerTemp 01096 */ 01097 01098 /*! 01099 * RegBitrateFrac 01100 */ 01101 #define RF_BITRATEFRAC_MASK 0xF0 01102 01103 /*! 01104 * RegAgcRef 01105 */ 01106 01107 /*! 01108 * RegAgcThresh1 01109 */ 01110 01111 /*! 01112 * RegAgcThresh2 01113 */ 01114 01115 /*! 01116 * RegAgcThresh3 01117 */ 01118 01119 /*! 01120 * RegPll 01121 */ 01122 #define RF_PLL_BANDWIDTH_MASK 0x3F 01123 #define RF_PLL_BANDWIDTH_75 0x00 01124 #define RF_PLL_BANDWIDTH_150 0x40 01125 #define RF_PLL_BANDWIDTH_225 0x80 01126 #define RF_PLL_BANDWIDTH_300 0xC0 // Default 01127 01128 #endif // __SX1276_REGS_FSK_H__
Generated on Wed Jul 13 2022 22:23:27 by
1.7.2