The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_SAMD21J18A/TOOLCHAIN_GCC_ARM/ins_tcc0.h@172:65be27845400, 2019-02-20 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Feb 20 20:53:29 2019 +0000
- Revision:
- 172:65be27845400
- Parent:
- 171:3a7713b1edbc
mbed library release version 165
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
AnnaBridge | 171:3a7713b1edbc | 1 | /** |
AnnaBridge | 171:3a7713b1edbc | 2 | * \file |
AnnaBridge | 171:3a7713b1edbc | 3 | * |
AnnaBridge | 171:3a7713b1edbc | 4 | * \brief Instance description for TCC0 |
AnnaBridge | 171:3a7713b1edbc | 5 | * |
AnnaBridge | 171:3a7713b1edbc | 6 | * Copyright (c) 2014-2015 Atmel Corporation. All rights reserved. |
AnnaBridge | 171:3a7713b1edbc | 7 | * |
AnnaBridge | 171:3a7713b1edbc | 8 | * \asf_license_start |
AnnaBridge | 171:3a7713b1edbc | 9 | * |
AnnaBridge | 171:3a7713b1edbc | 10 | * \page License |
AnnaBridge | 171:3a7713b1edbc | 11 | * |
AnnaBridge | 171:3a7713b1edbc | 12 | * Redistribution and use in source and binary forms, with or without |
AnnaBridge | 171:3a7713b1edbc | 13 | * modification, are permitted provided that the following conditions are met: |
AnnaBridge | 171:3a7713b1edbc | 14 | * |
AnnaBridge | 171:3a7713b1edbc | 15 | * 1. Redistributions of source code must retain the above copyright notice, |
AnnaBridge | 171:3a7713b1edbc | 16 | * this list of conditions and the following disclaimer. |
AnnaBridge | 171:3a7713b1edbc | 17 | * |
AnnaBridge | 171:3a7713b1edbc | 18 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
AnnaBridge | 171:3a7713b1edbc | 19 | * this list of conditions and the following disclaimer in the documentation |
AnnaBridge | 171:3a7713b1edbc | 20 | * and/or other materials provided with the distribution. |
AnnaBridge | 171:3a7713b1edbc | 21 | * |
AnnaBridge | 171:3a7713b1edbc | 22 | * 3. The name of Atmel may not be used to endorse or promote products derived |
AnnaBridge | 171:3a7713b1edbc | 23 | * from this software without specific prior written permission. |
AnnaBridge | 171:3a7713b1edbc | 24 | * |
AnnaBridge | 171:3a7713b1edbc | 25 | * 4. This software may only be redistributed and used in connection with an |
AnnaBridge | 171:3a7713b1edbc | 26 | * Atmel microcontroller product. |
AnnaBridge | 171:3a7713b1edbc | 27 | * |
AnnaBridge | 171:3a7713b1edbc | 28 | * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED |
AnnaBridge | 171:3a7713b1edbc | 29 | * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF |
AnnaBridge | 171:3a7713b1edbc | 30 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE |
AnnaBridge | 171:3a7713b1edbc | 31 | * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR |
AnnaBridge | 171:3a7713b1edbc | 32 | * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
AnnaBridge | 171:3a7713b1edbc | 33 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
AnnaBridge | 171:3a7713b1edbc | 34 | * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
AnnaBridge | 171:3a7713b1edbc | 35 | * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, |
AnnaBridge | 171:3a7713b1edbc | 36 | * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN |
AnnaBridge | 171:3a7713b1edbc | 37 | * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
AnnaBridge | 171:3a7713b1edbc | 38 | * POSSIBILITY OF SUCH DAMAGE. |
AnnaBridge | 171:3a7713b1edbc | 39 | * |
AnnaBridge | 171:3a7713b1edbc | 40 | * \asf_license_stop |
AnnaBridge | 171:3a7713b1edbc | 41 | * |
AnnaBridge | 171:3a7713b1edbc | 42 | */ |
AnnaBridge | 171:3a7713b1edbc | 43 | /* |
AnnaBridge | 171:3a7713b1edbc | 44 | * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a> |
AnnaBridge | 171:3a7713b1edbc | 45 | */ |
AnnaBridge | 171:3a7713b1edbc | 46 | |
AnnaBridge | 171:3a7713b1edbc | 47 | #ifndef _SAMD21_TCC0_INSTANCE_ |
AnnaBridge | 171:3a7713b1edbc | 48 | #define _SAMD21_TCC0_INSTANCE_ |
AnnaBridge | 171:3a7713b1edbc | 49 | |
AnnaBridge | 171:3a7713b1edbc | 50 | /* ========== Register definition for TCC0 peripheral ========== */ |
AnnaBridge | 171:3a7713b1edbc | 51 | #if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) |
AnnaBridge | 171:3a7713b1edbc | 52 | #define REG_TCC0_CTRLA (0x42002000U) /**< \brief (TCC0) Control A */ |
AnnaBridge | 171:3a7713b1edbc | 53 | #define REG_TCC0_CTRLBCLR (0x42002004U) /**< \brief (TCC0) Control B Clear */ |
AnnaBridge | 171:3a7713b1edbc | 54 | #define REG_TCC0_CTRLBSET (0x42002005U) /**< \brief (TCC0) Control B Set */ |
AnnaBridge | 171:3a7713b1edbc | 55 | #define REG_TCC0_SYNCBUSY (0x42002008U) /**< \brief (TCC0) Synchronization Busy */ |
AnnaBridge | 171:3a7713b1edbc | 56 | #define REG_TCC0_FCTRLA (0x4200200CU) /**< \brief (TCC0) Recoverable Fault A Configuration */ |
AnnaBridge | 171:3a7713b1edbc | 57 | #define REG_TCC0_FCTRLB (0x42002010U) /**< \brief (TCC0) Recoverable Fault B Configuration */ |
AnnaBridge | 171:3a7713b1edbc | 58 | #define REG_TCC0_WEXCTRL (0x42002014U) /**< \brief (TCC0) Waveform Extension Configuration */ |
AnnaBridge | 171:3a7713b1edbc | 59 | #define REG_TCC0_DRVCTRL (0x42002018U) /**< \brief (TCC0) Driver Control */ |
AnnaBridge | 171:3a7713b1edbc | 60 | #define REG_TCC0_DBGCTRL (0x4200201EU) /**< \brief (TCC0) Debug Control */ |
AnnaBridge | 171:3a7713b1edbc | 61 | #define REG_TCC0_EVCTRL (0x42002020U) /**< \brief (TCC0) Event Control */ |
AnnaBridge | 171:3a7713b1edbc | 62 | #define REG_TCC0_INTENCLR (0x42002024U) /**< \brief (TCC0) Interrupt Enable Clear */ |
AnnaBridge | 171:3a7713b1edbc | 63 | #define REG_TCC0_INTENSET (0x42002028U) /**< \brief (TCC0) Interrupt Enable Set */ |
AnnaBridge | 171:3a7713b1edbc | 64 | #define REG_TCC0_INTFLAG (0x4200202CU) /**< \brief (TCC0) Interrupt Flag Status and Clear */ |
AnnaBridge | 171:3a7713b1edbc | 65 | #define REG_TCC0_STATUS (0x42002030U) /**< \brief (TCC0) Status */ |
AnnaBridge | 171:3a7713b1edbc | 66 | #define REG_TCC0_COUNT (0x42002034U) /**< \brief (TCC0) Count */ |
AnnaBridge | 171:3a7713b1edbc | 67 | #define REG_TCC0_PATT (0x42002038U) /**< \brief (TCC0) Pattern */ |
AnnaBridge | 171:3a7713b1edbc | 68 | #define REG_TCC0_WAVE (0x4200203CU) /**< \brief (TCC0) Waveform Control */ |
AnnaBridge | 171:3a7713b1edbc | 69 | #define REG_TCC0_PER (0x42002040U) /**< \brief (TCC0) Period */ |
AnnaBridge | 171:3a7713b1edbc | 70 | #define REG_TCC0_CC0 (0x42002044U) /**< \brief (TCC0) Compare and Capture 0 */ |
AnnaBridge | 171:3a7713b1edbc | 71 | #define REG_TCC0_CC1 (0x42002048U) /**< \brief (TCC0) Compare and Capture 1 */ |
AnnaBridge | 171:3a7713b1edbc | 72 | #define REG_TCC0_CC2 (0x4200204CU) /**< \brief (TCC0) Compare and Capture 2 */ |
AnnaBridge | 171:3a7713b1edbc | 73 | #define REG_TCC0_CC3 (0x42002050U) /**< \brief (TCC0) Compare and Capture 3 */ |
AnnaBridge | 171:3a7713b1edbc | 74 | #define REG_TCC0_PATTB (0x42002064U) /**< \brief (TCC0) Pattern Buffer */ |
AnnaBridge | 171:3a7713b1edbc | 75 | #define REG_TCC0_WAVEB (0x42002068U) /**< \brief (TCC0) Waveform Control Buffer */ |
AnnaBridge | 171:3a7713b1edbc | 76 | #define REG_TCC0_PERB (0x4200206CU) /**< \brief (TCC0) Period Buffer */ |
AnnaBridge | 171:3a7713b1edbc | 77 | #define REG_TCC0_CCB0 (0x42002070U) /**< \brief (TCC0) Compare and Capture Buffer 0 */ |
AnnaBridge | 171:3a7713b1edbc | 78 | #define REG_TCC0_CCB1 (0x42002074U) /**< \brief (TCC0) Compare and Capture Buffer 1 */ |
AnnaBridge | 171:3a7713b1edbc | 79 | #define REG_TCC0_CCB2 (0x42002078U) /**< \brief (TCC0) Compare and Capture Buffer 2 */ |
AnnaBridge | 171:3a7713b1edbc | 80 | #define REG_TCC0_CCB3 (0x4200207CU) /**< \brief (TCC0) Compare and Capture Buffer 3 */ |
AnnaBridge | 171:3a7713b1edbc | 81 | #else |
AnnaBridge | 171:3a7713b1edbc | 82 | #define REG_TCC0_CTRLA (*(RwReg *)0x42002000U) /**< \brief (TCC0) Control A */ |
AnnaBridge | 171:3a7713b1edbc | 83 | #define REG_TCC0_CTRLBCLR (*(RwReg8 *)0x42002004U) /**< \brief (TCC0) Control B Clear */ |
AnnaBridge | 171:3a7713b1edbc | 84 | #define REG_TCC0_CTRLBSET (*(RwReg8 *)0x42002005U) /**< \brief (TCC0) Control B Set */ |
AnnaBridge | 171:3a7713b1edbc | 85 | #define REG_TCC0_SYNCBUSY (*(RoReg *)0x42002008U) /**< \brief (TCC0) Synchronization Busy */ |
AnnaBridge | 171:3a7713b1edbc | 86 | #define REG_TCC0_FCTRLA (*(RwReg *)0x4200200CU) /**< \brief (TCC0) Recoverable Fault A Configuration */ |
AnnaBridge | 171:3a7713b1edbc | 87 | #define REG_TCC0_FCTRLB (*(RwReg *)0x42002010U) /**< \brief (TCC0) Recoverable Fault B Configuration */ |
AnnaBridge | 171:3a7713b1edbc | 88 | #define REG_TCC0_WEXCTRL (*(RwReg *)0x42002014U) /**< \brief (TCC0) Waveform Extension Configuration */ |
AnnaBridge | 171:3a7713b1edbc | 89 | #define REG_TCC0_DRVCTRL (*(RwReg *)0x42002018U) /**< \brief (TCC0) Driver Control */ |
AnnaBridge | 171:3a7713b1edbc | 90 | #define REG_TCC0_DBGCTRL (*(RwReg8 *)0x4200201EU) /**< \brief (TCC0) Debug Control */ |
AnnaBridge | 171:3a7713b1edbc | 91 | #define REG_TCC0_EVCTRL (*(RwReg *)0x42002020U) /**< \brief (TCC0) Event Control */ |
AnnaBridge | 171:3a7713b1edbc | 92 | #define REG_TCC0_INTENCLR (*(RwReg *)0x42002024U) /**< \brief (TCC0) Interrupt Enable Clear */ |
AnnaBridge | 171:3a7713b1edbc | 93 | #define REG_TCC0_INTENSET (*(RwReg *)0x42002028U) /**< \brief (TCC0) Interrupt Enable Set */ |
AnnaBridge | 171:3a7713b1edbc | 94 | #define REG_TCC0_INTFLAG (*(RwReg *)0x4200202CU) /**< \brief (TCC0) Interrupt Flag Status and Clear */ |
AnnaBridge | 171:3a7713b1edbc | 95 | #define REG_TCC0_STATUS (*(RwReg *)0x42002030U) /**< \brief (TCC0) Status */ |
AnnaBridge | 171:3a7713b1edbc | 96 | #define REG_TCC0_COUNT (*(RwReg *)0x42002034U) /**< \brief (TCC0) Count */ |
AnnaBridge | 171:3a7713b1edbc | 97 | #define REG_TCC0_PATT (*(RwReg16*)0x42002038U) /**< \brief (TCC0) Pattern */ |
AnnaBridge | 171:3a7713b1edbc | 98 | #define REG_TCC0_WAVE (*(RwReg *)0x4200203CU) /**< \brief (TCC0) Waveform Control */ |
AnnaBridge | 171:3a7713b1edbc | 99 | #define REG_TCC0_PER (*(RwReg *)0x42002040U) /**< \brief (TCC0) Period */ |
AnnaBridge | 171:3a7713b1edbc | 100 | #define REG_TCC0_CC0 (*(RwReg *)0x42002044U) /**< \brief (TCC0) Compare and Capture 0 */ |
AnnaBridge | 171:3a7713b1edbc | 101 | #define REG_TCC0_CC1 (*(RwReg *)0x42002048U) /**< \brief (TCC0) Compare and Capture 1 */ |
AnnaBridge | 171:3a7713b1edbc | 102 | #define REG_TCC0_CC2 (*(RwReg *)0x4200204CU) /**< \brief (TCC0) Compare and Capture 2 */ |
AnnaBridge | 171:3a7713b1edbc | 103 | #define REG_TCC0_CC3 (*(RwReg *)0x42002050U) /**< \brief (TCC0) Compare and Capture 3 */ |
AnnaBridge | 171:3a7713b1edbc | 104 | #define REG_TCC0_PATTB (*(RwReg16*)0x42002064U) /**< \brief (TCC0) Pattern Buffer */ |
AnnaBridge | 171:3a7713b1edbc | 105 | #define REG_TCC0_WAVEB (*(RwReg *)0x42002068U) /**< \brief (TCC0) Waveform Control Buffer */ |
AnnaBridge | 171:3a7713b1edbc | 106 | #define REG_TCC0_PERB (*(RwReg *)0x4200206CU) /**< \brief (TCC0) Period Buffer */ |
AnnaBridge | 171:3a7713b1edbc | 107 | #define REG_TCC0_CCB0 (*(RwReg *)0x42002070U) /**< \brief (TCC0) Compare and Capture Buffer 0 */ |
AnnaBridge | 171:3a7713b1edbc | 108 | #define REG_TCC0_CCB1 (*(RwReg *)0x42002074U) /**< \brief (TCC0) Compare and Capture Buffer 1 */ |
AnnaBridge | 171:3a7713b1edbc | 109 | #define REG_TCC0_CCB2 (*(RwReg *)0x42002078U) /**< \brief (TCC0) Compare and Capture Buffer 2 */ |
AnnaBridge | 171:3a7713b1edbc | 110 | #define REG_TCC0_CCB3 (*(RwReg *)0x4200207CU) /**< \brief (TCC0) Compare and Capture Buffer 3 */ |
AnnaBridge | 171:3a7713b1edbc | 111 | #endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ |
AnnaBridge | 171:3a7713b1edbc | 112 | |
AnnaBridge | 171:3a7713b1edbc | 113 | /* ========== Instance parameters for TCC0 peripheral ========== */ |
AnnaBridge | 171:3a7713b1edbc | 114 | #define TCC0_CC_NUM 4 // Number of Compare/Capture units |
AnnaBridge | 171:3a7713b1edbc | 115 | #define TCC0_DITHERING 1 // Dithering feature implemented |
AnnaBridge | 171:3a7713b1edbc | 116 | #define TCC0_DMAC_ID_MC_0 14 |
AnnaBridge | 171:3a7713b1edbc | 117 | #define TCC0_DMAC_ID_MC_1 15 |
AnnaBridge | 171:3a7713b1edbc | 118 | #define TCC0_DMAC_ID_MC_2 16 |
AnnaBridge | 171:3a7713b1edbc | 119 | #define TCC0_DMAC_ID_MC_3 17 |
AnnaBridge | 171:3a7713b1edbc | 120 | #define TCC0_DMAC_ID_MC_LSB 14 |
AnnaBridge | 171:3a7713b1edbc | 121 | #define TCC0_DMAC_ID_MC_MSB 17 |
AnnaBridge | 171:3a7713b1edbc | 122 | #define TCC0_DMAC_ID_MC_SIZE 4 |
AnnaBridge | 171:3a7713b1edbc | 123 | #define TCC0_DMAC_ID_OVF 13 // DMA overflow/underflow/retrigger trigger |
AnnaBridge | 171:3a7713b1edbc | 124 | #define TCC0_DTI 1 // Dead-Time-Insertion feature implemented |
AnnaBridge | 171:3a7713b1edbc | 125 | #define TCC0_EXT 31 // (@_DITHERING*16+@_PG*8+@_SWAP*4+@_DTI*2+@_OTMX*1) |
AnnaBridge | 171:3a7713b1edbc | 126 | #define TCC0_GCLK_ID 26 // Index of Generic Clock |
AnnaBridge | 171:3a7713b1edbc | 127 | #define TCC0_MASTER 0 |
AnnaBridge | 171:3a7713b1edbc | 128 | #define TCC0_OTMX 1 // Output Matrix feature implemented |
AnnaBridge | 171:3a7713b1edbc | 129 | #define TCC0_OW_NUM 8 // Number of Output Waveforms |
AnnaBridge | 171:3a7713b1edbc | 130 | #define TCC0_PG 1 // Pattern Generation feature implemented |
AnnaBridge | 171:3a7713b1edbc | 131 | #define TCC0_SIZE 24 |
AnnaBridge | 171:3a7713b1edbc | 132 | #define TCC0_SWAP 1 // DTI outputs swap feature implemented |
AnnaBridge | 171:3a7713b1edbc | 133 | #define TCC0_TYPE 1 // TCC type 0 : NA, 1 : Master, 2 : Slave |
AnnaBridge | 171:3a7713b1edbc | 134 | |
AnnaBridge | 171:3a7713b1edbc | 135 | #endif /* _SAMD21_TCC0_INSTANCE_ */ |