The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_RZ_A1H/TOOLCHAIN_ARM_STD/pfv_iodefine.h@172:65be27845400, 2019-02-20 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Feb 20 20:53:29 2019 +0000
- Revision:
- 172:65be27845400
- Parent:
- 171:3a7713b1edbc
mbed library release version 165
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
AnnaBridge | 161:aa5281ff4a02 | 1 | /******************************************************************************* |
AnnaBridge | 161:aa5281ff4a02 | 2 | * DISCLAIMER |
AnnaBridge | 161:aa5281ff4a02 | 3 | * This software is supplied by Renesas Electronics Corporation and is only |
AnnaBridge | 161:aa5281ff4a02 | 4 | * intended for use with Renesas products. No other uses are authorized. This |
AnnaBridge | 161:aa5281ff4a02 | 5 | * software is owned by Renesas Electronics Corporation and is protected under |
AnnaBridge | 161:aa5281ff4a02 | 6 | * all applicable laws, including copyright laws. |
AnnaBridge | 161:aa5281ff4a02 | 7 | * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING |
AnnaBridge | 161:aa5281ff4a02 | 8 | * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT |
AnnaBridge | 161:aa5281ff4a02 | 9 | * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE |
AnnaBridge | 161:aa5281ff4a02 | 10 | * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. |
AnnaBridge | 161:aa5281ff4a02 | 11 | * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS |
AnnaBridge | 161:aa5281ff4a02 | 12 | * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE |
AnnaBridge | 161:aa5281ff4a02 | 13 | * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR |
AnnaBridge | 161:aa5281ff4a02 | 14 | * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE |
AnnaBridge | 161:aa5281ff4a02 | 15 | * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. |
AnnaBridge | 161:aa5281ff4a02 | 16 | * Renesas reserves the right, without notice, to make changes to this software |
AnnaBridge | 161:aa5281ff4a02 | 17 | * and to discontinue the availability of this software. By using this software, |
AnnaBridge | 161:aa5281ff4a02 | 18 | * you agree to the additional terms and conditions found by accessing the |
AnnaBridge | 161:aa5281ff4a02 | 19 | * following link: |
AnnaBridge | 161:aa5281ff4a02 | 20 | * http://www.renesas.com/disclaimer* |
AnnaBridge | 161:aa5281ff4a02 | 21 | * Copyright (C) 2013-2015 Renesas Electronics Corporation. All rights reserved. |
AnnaBridge | 161:aa5281ff4a02 | 22 | *******************************************************************************/ |
AnnaBridge | 161:aa5281ff4a02 | 23 | /******************************************************************************* |
AnnaBridge | 161:aa5281ff4a02 | 24 | * File Name : pfv_iodefine.h |
AnnaBridge | 161:aa5281ff4a02 | 25 | * $Rev: $ |
AnnaBridge | 161:aa5281ff4a02 | 26 | * $Date:: $ |
AnnaBridge | 161:aa5281ff4a02 | 27 | * Description : Definition of I/O Register for RZ/A1H,M (V2.00h) |
AnnaBridge | 161:aa5281ff4a02 | 28 | ******************************************************************************/ |
AnnaBridge | 161:aa5281ff4a02 | 29 | #ifndef PFV_IODEFINE_H |
AnnaBridge | 161:aa5281ff4a02 | 30 | #define PFV_IODEFINE_H |
AnnaBridge | 161:aa5281ff4a02 | 31 | /* ->QAC 0639 : Over 127 members (C90) */ |
AnnaBridge | 161:aa5281ff4a02 | 32 | /* ->QAC 0857 : Over 1024 #define (C90) */ |
AnnaBridge | 161:aa5281ff4a02 | 33 | /* ->MISRA 18.4 : Pack unpack union */ /* ->SEC M1.6.2 */ |
AnnaBridge | 161:aa5281ff4a02 | 34 | /* ->SEC M1.10.1 : Not magic number */ |
AnnaBridge | 161:aa5281ff4a02 | 35 | |
AnnaBridge | 161:aa5281ff4a02 | 36 | #define PFV0 (*(struct st_pfv *)0xE8205000uL) /* PFV0 */ |
AnnaBridge | 161:aa5281ff4a02 | 37 | #define PFV1 (*(struct st_pfv *)0xE8205800uL) /* PFV1 */ |
AnnaBridge | 161:aa5281ff4a02 | 38 | |
AnnaBridge | 161:aa5281ff4a02 | 39 | |
AnnaBridge | 161:aa5281ff4a02 | 40 | /* Start of channel array defines of PFV */ |
AnnaBridge | 161:aa5281ff4a02 | 41 | |
AnnaBridge | 161:aa5281ff4a02 | 42 | /* Channel array defines of PFV */ |
AnnaBridge | 161:aa5281ff4a02 | 43 | /*(Sample) value = PFV[ channel ]->PFVCR; */ |
AnnaBridge | 161:aa5281ff4a02 | 44 | #define PFV_COUNT (2) |
AnnaBridge | 161:aa5281ff4a02 | 45 | #define PFV_ADDRESS_LIST \ |
AnnaBridge | 161:aa5281ff4a02 | 46 | { /* ->MISRA 11.3 */ /* ->SEC R2.7.1 */ \ |
AnnaBridge | 161:aa5281ff4a02 | 47 | &PFV0, &PFV1 \ |
AnnaBridge | 161:aa5281ff4a02 | 48 | } /* <-MISRA 11.3 */ /* <-SEC R2.7.1 */ /* { } is for MISRA 19.4 */ |
AnnaBridge | 161:aa5281ff4a02 | 49 | |
AnnaBridge | 161:aa5281ff4a02 | 50 | /* End of channel array defines of PFV */ |
AnnaBridge | 161:aa5281ff4a02 | 51 | |
AnnaBridge | 161:aa5281ff4a02 | 52 | |
AnnaBridge | 161:aa5281ff4a02 | 53 | #define PFV0PFVCR (PFV0.PFVCR) |
AnnaBridge | 161:aa5281ff4a02 | 54 | #define PFV0PFVICR (PFV0.PFVICR) |
AnnaBridge | 161:aa5281ff4a02 | 55 | #define PFV0PFVISR (PFV0.PFVISR) |
AnnaBridge | 161:aa5281ff4a02 | 56 | #define PFV0PFVID0 (PFV0.PFVID0) |
AnnaBridge | 161:aa5281ff4a02 | 57 | #define PFV0PFVID1 (PFV0.PFVID1) |
AnnaBridge | 161:aa5281ff4a02 | 58 | #define PFV0PFVID2 (PFV0.PFVID2) |
AnnaBridge | 161:aa5281ff4a02 | 59 | #define PFV0PFVID3 (PFV0.PFVID3) |
AnnaBridge | 161:aa5281ff4a02 | 60 | #define PFV0PFVID4 (PFV0.PFVID4) |
AnnaBridge | 161:aa5281ff4a02 | 61 | #define PFV0PFVID5 (PFV0.PFVID5) |
AnnaBridge | 161:aa5281ff4a02 | 62 | #define PFV0PFVID6 (PFV0.PFVID6) |
AnnaBridge | 161:aa5281ff4a02 | 63 | #define PFV0PFVID7 (PFV0.PFVID7) |
AnnaBridge | 161:aa5281ff4a02 | 64 | #define PFV0PFVOD0 (PFV0.PFVOD0) |
AnnaBridge | 161:aa5281ff4a02 | 65 | #define PFV0PFVOD1 (PFV0.PFVOD1) |
AnnaBridge | 161:aa5281ff4a02 | 66 | #define PFV0PFVOD2 (PFV0.PFVOD2) |
AnnaBridge | 161:aa5281ff4a02 | 67 | #define PFV0PFVOD3 (PFV0.PFVOD3) |
AnnaBridge | 161:aa5281ff4a02 | 68 | #define PFV0PFVOD4 (PFV0.PFVOD4) |
AnnaBridge | 161:aa5281ff4a02 | 69 | #define PFV0PFVOD5 (PFV0.PFVOD5) |
AnnaBridge | 161:aa5281ff4a02 | 70 | #define PFV0PFVOD6 (PFV0.PFVOD6) |
AnnaBridge | 161:aa5281ff4a02 | 71 | #define PFV0PFVOD7 (PFV0.PFVOD7) |
AnnaBridge | 161:aa5281ff4a02 | 72 | #define PFV0PFVIFSR (PFV0.PFVIFSR) |
AnnaBridge | 161:aa5281ff4a02 | 73 | #define PFV0PFVOFSR (PFV0.PFVOFSR) |
AnnaBridge | 161:aa5281ff4a02 | 74 | #define PFV0PFVACR (PFV0.PFVACR) |
AnnaBridge | 161:aa5281ff4a02 | 75 | #define PFV0PFV_MTX_MODE (PFV0.PFV_MTX_MODE) |
AnnaBridge | 161:aa5281ff4a02 | 76 | #define PFV0PFV_MTX_YG_ADJ0 (PFV0.PFV_MTX_YG_ADJ0) |
AnnaBridge | 161:aa5281ff4a02 | 77 | #define PFV0PFV_MTX_YG_ADJ1 (PFV0.PFV_MTX_YG_ADJ1) |
AnnaBridge | 161:aa5281ff4a02 | 78 | #define PFV0PFV_MTX_CBB_ADJ0 (PFV0.PFV_MTX_CBB_ADJ0) |
AnnaBridge | 161:aa5281ff4a02 | 79 | #define PFV0PFV_MTX_CBB_ADJ1 (PFV0.PFV_MTX_CBB_ADJ1) |
AnnaBridge | 161:aa5281ff4a02 | 80 | #define PFV0PFV_MTX_CRR_ADJ0 (PFV0.PFV_MTX_CRR_ADJ0) |
AnnaBridge | 161:aa5281ff4a02 | 81 | #define PFV0PFV_MTX_CRR_ADJ1 (PFV0.PFV_MTX_CRR_ADJ1) |
AnnaBridge | 161:aa5281ff4a02 | 82 | #define PFV0PFVSZR (PFV0.PFVSZR) |
AnnaBridge | 161:aa5281ff4a02 | 83 | #define PFV1PFVCR (PFV1.PFVCR) |
AnnaBridge | 161:aa5281ff4a02 | 84 | #define PFV1PFVICR (PFV1.PFVICR) |
AnnaBridge | 161:aa5281ff4a02 | 85 | #define PFV1PFVISR (PFV1.PFVISR) |
AnnaBridge | 161:aa5281ff4a02 | 86 | #define PFV1PFVID0 (PFV1.PFVID0) |
AnnaBridge | 161:aa5281ff4a02 | 87 | #define PFV1PFVID1 (PFV1.PFVID1) |
AnnaBridge | 161:aa5281ff4a02 | 88 | #define PFV1PFVID2 (PFV1.PFVID2) |
AnnaBridge | 161:aa5281ff4a02 | 89 | #define PFV1PFVID3 (PFV1.PFVID3) |
AnnaBridge | 161:aa5281ff4a02 | 90 | #define PFV1PFVID4 (PFV1.PFVID4) |
AnnaBridge | 161:aa5281ff4a02 | 91 | #define PFV1PFVID5 (PFV1.PFVID5) |
AnnaBridge | 161:aa5281ff4a02 | 92 | #define PFV1PFVID6 (PFV1.PFVID6) |
AnnaBridge | 161:aa5281ff4a02 | 93 | #define PFV1PFVID7 (PFV1.PFVID7) |
AnnaBridge | 161:aa5281ff4a02 | 94 | #define PFV1PFVOD0 (PFV1.PFVOD0) |
AnnaBridge | 161:aa5281ff4a02 | 95 | #define PFV1PFVOD1 (PFV1.PFVOD1) |
AnnaBridge | 161:aa5281ff4a02 | 96 | #define PFV1PFVOD2 (PFV1.PFVOD2) |
AnnaBridge | 161:aa5281ff4a02 | 97 | #define PFV1PFVOD3 (PFV1.PFVOD3) |
AnnaBridge | 161:aa5281ff4a02 | 98 | #define PFV1PFVOD4 (PFV1.PFVOD4) |
AnnaBridge | 161:aa5281ff4a02 | 99 | #define PFV1PFVOD5 (PFV1.PFVOD5) |
AnnaBridge | 161:aa5281ff4a02 | 100 | #define PFV1PFVOD6 (PFV1.PFVOD6) |
AnnaBridge | 161:aa5281ff4a02 | 101 | #define PFV1PFVOD7 (PFV1.PFVOD7) |
AnnaBridge | 161:aa5281ff4a02 | 102 | #define PFV1PFVIFSR (PFV1.PFVIFSR) |
AnnaBridge | 161:aa5281ff4a02 | 103 | #define PFV1PFVOFSR (PFV1.PFVOFSR) |
AnnaBridge | 161:aa5281ff4a02 | 104 | #define PFV1PFVACR (PFV1.PFVACR) |
AnnaBridge | 161:aa5281ff4a02 | 105 | #define PFV1PFV_MTX_MODE (PFV1.PFV_MTX_MODE) |
AnnaBridge | 161:aa5281ff4a02 | 106 | #define PFV1PFV_MTX_YG_ADJ0 (PFV1.PFV_MTX_YG_ADJ0) |
AnnaBridge | 161:aa5281ff4a02 | 107 | #define PFV1PFV_MTX_YG_ADJ1 (PFV1.PFV_MTX_YG_ADJ1) |
AnnaBridge | 161:aa5281ff4a02 | 108 | #define PFV1PFV_MTX_CBB_ADJ0 (PFV1.PFV_MTX_CBB_ADJ0) |
AnnaBridge | 161:aa5281ff4a02 | 109 | #define PFV1PFV_MTX_CBB_ADJ1 (PFV1.PFV_MTX_CBB_ADJ1) |
AnnaBridge | 161:aa5281ff4a02 | 110 | #define PFV1PFV_MTX_CRR_ADJ0 (PFV1.PFV_MTX_CRR_ADJ0) |
AnnaBridge | 161:aa5281ff4a02 | 111 | #define PFV1PFV_MTX_CRR_ADJ1 (PFV1.PFV_MTX_CRR_ADJ1) |
AnnaBridge | 161:aa5281ff4a02 | 112 | #define PFV1PFVSZR (PFV1.PFVSZR) |
AnnaBridge | 161:aa5281ff4a02 | 113 | |
AnnaBridge | 161:aa5281ff4a02 | 114 | #define PFVID_COUNT (8) |
AnnaBridge | 161:aa5281ff4a02 | 115 | #define PFVOD_COUNT (8) |
AnnaBridge | 161:aa5281ff4a02 | 116 | |
AnnaBridge | 161:aa5281ff4a02 | 117 | |
AnnaBridge | 161:aa5281ff4a02 | 118 | typedef struct st_pfv |
AnnaBridge | 161:aa5281ff4a02 | 119 | { |
AnnaBridge | 161:aa5281ff4a02 | 120 | /* PFV */ |
AnnaBridge | 161:aa5281ff4a02 | 121 | volatile uint32_t PFVCR; /* PFVCR */ |
AnnaBridge | 161:aa5281ff4a02 | 122 | volatile uint32_t PFVICR; /* PFVICR */ |
AnnaBridge | 161:aa5281ff4a02 | 123 | volatile uint32_t PFVISR; /* PFVISR */ |
AnnaBridge | 161:aa5281ff4a02 | 124 | volatile uint8_t dummy1[20]; /* */ |
AnnaBridge | 161:aa5281ff4a02 | 125 | |
AnnaBridge | 161:aa5281ff4a02 | 126 | /* #define PFVID_COUNT (8) */ |
AnnaBridge | 161:aa5281ff4a02 | 127 | volatile uint32_t PFVID0; /* PFVID0 */ |
AnnaBridge | 161:aa5281ff4a02 | 128 | volatile uint32_t PFVID1; /* PFVID1 */ |
AnnaBridge | 161:aa5281ff4a02 | 129 | volatile uint32_t PFVID2; /* PFVID2 */ |
AnnaBridge | 161:aa5281ff4a02 | 130 | volatile uint32_t PFVID3; /* PFVID3 */ |
AnnaBridge | 161:aa5281ff4a02 | 131 | volatile uint32_t PFVID4; /* PFVID4 */ |
AnnaBridge | 161:aa5281ff4a02 | 132 | volatile uint32_t PFVID5; /* PFVID5 */ |
AnnaBridge | 161:aa5281ff4a02 | 133 | volatile uint32_t PFVID6; /* PFVID6 */ |
AnnaBridge | 161:aa5281ff4a02 | 134 | volatile uint32_t PFVID7; /* PFVID7 */ |
AnnaBridge | 161:aa5281ff4a02 | 135 | |
AnnaBridge | 161:aa5281ff4a02 | 136 | /* #define PFVOD_COUNT (8) */ |
AnnaBridge | 161:aa5281ff4a02 | 137 | volatile uint32_t PFVOD0; /* PFVOD0 */ |
AnnaBridge | 161:aa5281ff4a02 | 138 | volatile uint32_t PFVOD1; /* PFVOD1 */ |
AnnaBridge | 161:aa5281ff4a02 | 139 | volatile uint32_t PFVOD2; /* PFVOD2 */ |
AnnaBridge | 161:aa5281ff4a02 | 140 | volatile uint32_t PFVOD3; /* PFVOD3 */ |
AnnaBridge | 161:aa5281ff4a02 | 141 | volatile uint32_t PFVOD4; /* PFVOD4 */ |
AnnaBridge | 161:aa5281ff4a02 | 142 | volatile uint32_t PFVOD5; /* PFVOD5 */ |
AnnaBridge | 161:aa5281ff4a02 | 143 | volatile uint32_t PFVOD6; /* PFVOD6 */ |
AnnaBridge | 161:aa5281ff4a02 | 144 | volatile uint32_t PFVOD7; /* PFVOD7 */ |
AnnaBridge | 161:aa5281ff4a02 | 145 | volatile uint8_t dummy2[4]; /* */ |
AnnaBridge | 161:aa5281ff4a02 | 146 | volatile uint32_t PFVIFSR; /* PFVIFSR */ |
AnnaBridge | 161:aa5281ff4a02 | 147 | volatile uint32_t PFVOFSR; /* PFVOFSR */ |
AnnaBridge | 161:aa5281ff4a02 | 148 | volatile uint32_t PFVACR; /* PFVACR */ |
AnnaBridge | 161:aa5281ff4a02 | 149 | volatile uint32_t PFV_MTX_MODE; /* PFV_MTX_MODE */ |
AnnaBridge | 161:aa5281ff4a02 | 150 | volatile uint32_t PFV_MTX_YG_ADJ0; /* PFV_MTX_YG_ADJ0 */ |
AnnaBridge | 161:aa5281ff4a02 | 151 | volatile uint32_t PFV_MTX_YG_ADJ1; /* PFV_MTX_YG_ADJ1 */ |
AnnaBridge | 161:aa5281ff4a02 | 152 | volatile uint32_t PFV_MTX_CBB_ADJ0; /* PFV_MTX_CBB_ADJ0 */ |
AnnaBridge | 161:aa5281ff4a02 | 153 | volatile uint32_t PFV_MTX_CBB_ADJ1; /* PFV_MTX_CBB_ADJ1 */ |
AnnaBridge | 161:aa5281ff4a02 | 154 | volatile uint32_t PFV_MTX_CRR_ADJ0; /* PFV_MTX_CRR_ADJ0 */ |
AnnaBridge | 161:aa5281ff4a02 | 155 | volatile uint32_t PFV_MTX_CRR_ADJ1; /* PFV_MTX_CRR_ADJ1 */ |
AnnaBridge | 161:aa5281ff4a02 | 156 | volatile uint32_t PFVSZR; /* PFVSZR */ |
AnnaBridge | 161:aa5281ff4a02 | 157 | } r_io_pfv_t; |
AnnaBridge | 161:aa5281ff4a02 | 158 | |
AnnaBridge | 161:aa5281ff4a02 | 159 | |
AnnaBridge | 161:aa5281ff4a02 | 160 | /* Channel array defines of PFV (2)*/ |
AnnaBridge | 161:aa5281ff4a02 | 161 | #ifdef DECLARE_PFV_CHANNELS |
AnnaBridge | 161:aa5281ff4a02 | 162 | volatile struct st_pfv* PFV[ PFV_COUNT ] = |
AnnaBridge | 161:aa5281ff4a02 | 163 | /* ->MISRA 11.3 */ /* ->SEC R2.7.1 */ |
AnnaBridge | 161:aa5281ff4a02 | 164 | PFV_ADDRESS_LIST; |
AnnaBridge | 161:aa5281ff4a02 | 165 | /* <-MISRA 11.3 */ /* <-SEC R2.7.1 */ |
AnnaBridge | 161:aa5281ff4a02 | 166 | #endif /* DECLARE_PFV_CHANNELS */ |
AnnaBridge | 161:aa5281ff4a02 | 167 | /* End of channel array defines of PFV (2)*/ |
AnnaBridge | 161:aa5281ff4a02 | 168 | |
AnnaBridge | 161:aa5281ff4a02 | 169 | |
AnnaBridge | 161:aa5281ff4a02 | 170 | /* <-SEC M1.10.1 */ |
AnnaBridge | 161:aa5281ff4a02 | 171 | /* <-MISRA 18.4 */ /* <-SEC M1.6.2 */ |
AnnaBridge | 161:aa5281ff4a02 | 172 | /* <-QAC 0857 */ |
AnnaBridge | 161:aa5281ff4a02 | 173 | /* <-QAC 0639 */ |
AnnaBridge | 161:aa5281ff4a02 | 174 | #endif |