The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more
mbed 2
This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.
TARGET_NUCLEO_L496ZG/TOOLCHAIN_IAR/stm32l4xx_hal_tsc.h@172:65be27845400, 2019-02-20 (annotated)
- Committer:
- AnnaBridge
- Date:
- Wed Feb 20 20:53:29 2019 +0000
- Revision:
- 172:65be27845400
- Parent:
- 171:3a7713b1edbc
mbed library release version 165
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
AnnaBridge | 165:d1b4690b3f8b | 1 | /** |
AnnaBridge | 165:d1b4690b3f8b | 2 | ****************************************************************************** |
AnnaBridge | 165:d1b4690b3f8b | 3 | * @file stm32l4xx_hal_tsc.h |
AnnaBridge | 165:d1b4690b3f8b | 4 | * @author MCD Application Team |
AnnaBridge | 165:d1b4690b3f8b | 5 | * @brief Header file of TSC HAL module. |
AnnaBridge | 165:d1b4690b3f8b | 6 | ****************************************************************************** |
AnnaBridge | 165:d1b4690b3f8b | 7 | * @attention |
AnnaBridge | 165:d1b4690b3f8b | 8 | * |
AnnaBridge | 165:d1b4690b3f8b | 9 | * <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2> |
AnnaBridge | 165:d1b4690b3f8b | 10 | * |
AnnaBridge | 165:d1b4690b3f8b | 11 | * Redistribution and use in source and binary forms, with or without modification, |
AnnaBridge | 165:d1b4690b3f8b | 12 | * are permitted provided that the following conditions are met: |
AnnaBridge | 165:d1b4690b3f8b | 13 | * 1. Redistributions of source code must retain the above copyright notice, |
AnnaBridge | 165:d1b4690b3f8b | 14 | * this list of conditions and the following disclaimer. |
AnnaBridge | 165:d1b4690b3f8b | 15 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
AnnaBridge | 165:d1b4690b3f8b | 16 | * this list of conditions and the following disclaimer in the documentation |
AnnaBridge | 165:d1b4690b3f8b | 17 | * and/or other materials provided with the distribution. |
AnnaBridge | 165:d1b4690b3f8b | 18 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
AnnaBridge | 165:d1b4690b3f8b | 19 | * may be used to endorse or promote products derived from this software |
AnnaBridge | 165:d1b4690b3f8b | 20 | * without specific prior written permission. |
AnnaBridge | 165:d1b4690b3f8b | 21 | * |
AnnaBridge | 165:d1b4690b3f8b | 22 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
AnnaBridge | 165:d1b4690b3f8b | 23 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
AnnaBridge | 165:d1b4690b3f8b | 24 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
AnnaBridge | 165:d1b4690b3f8b | 25 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
AnnaBridge | 165:d1b4690b3f8b | 26 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
AnnaBridge | 165:d1b4690b3f8b | 27 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
AnnaBridge | 165:d1b4690b3f8b | 28 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
AnnaBridge | 165:d1b4690b3f8b | 29 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
AnnaBridge | 165:d1b4690b3f8b | 30 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
AnnaBridge | 165:d1b4690b3f8b | 31 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
AnnaBridge | 165:d1b4690b3f8b | 32 | * |
AnnaBridge | 165:d1b4690b3f8b | 33 | ****************************************************************************** |
AnnaBridge | 165:d1b4690b3f8b | 34 | */ |
AnnaBridge | 165:d1b4690b3f8b | 35 | |
AnnaBridge | 165:d1b4690b3f8b | 36 | /* Define to prevent recursive inclusion -------------------------------------*/ |
AnnaBridge | 165:d1b4690b3f8b | 37 | #ifndef __STM32L4xx_HAL_TSC_H |
AnnaBridge | 165:d1b4690b3f8b | 38 | #define __STM32L4xx_HAL_TSC_H |
AnnaBridge | 165:d1b4690b3f8b | 39 | |
AnnaBridge | 165:d1b4690b3f8b | 40 | #ifdef __cplusplus |
AnnaBridge | 165:d1b4690b3f8b | 41 | extern "C" { |
AnnaBridge | 165:d1b4690b3f8b | 42 | #endif |
AnnaBridge | 165:d1b4690b3f8b | 43 | |
AnnaBridge | 165:d1b4690b3f8b | 44 | /* Includes ------------------------------------------------------------------*/ |
AnnaBridge | 165:d1b4690b3f8b | 45 | #include "stm32l4xx_hal_def.h" |
AnnaBridge | 165:d1b4690b3f8b | 46 | |
AnnaBridge | 165:d1b4690b3f8b | 47 | /** @addtogroup STM32L4xx_HAL_Driver |
AnnaBridge | 165:d1b4690b3f8b | 48 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 49 | */ |
AnnaBridge | 165:d1b4690b3f8b | 50 | |
AnnaBridge | 165:d1b4690b3f8b | 51 | /** @addtogroup TSC |
AnnaBridge | 165:d1b4690b3f8b | 52 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 53 | */ |
AnnaBridge | 165:d1b4690b3f8b | 54 | |
AnnaBridge | 165:d1b4690b3f8b | 55 | /* Exported types ------------------------------------------------------------*/ |
AnnaBridge | 165:d1b4690b3f8b | 56 | /** @defgroup TSC_Exported_Types TSC Exported Types |
AnnaBridge | 165:d1b4690b3f8b | 57 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 58 | */ |
AnnaBridge | 165:d1b4690b3f8b | 59 | |
AnnaBridge | 165:d1b4690b3f8b | 60 | /** |
AnnaBridge | 165:d1b4690b3f8b | 61 | * @brief TSC state structure definition |
AnnaBridge | 165:d1b4690b3f8b | 62 | */ |
AnnaBridge | 165:d1b4690b3f8b | 63 | typedef enum |
AnnaBridge | 165:d1b4690b3f8b | 64 | { |
AnnaBridge | 165:d1b4690b3f8b | 65 | HAL_TSC_STATE_RESET = 0x00, /*!< TSC registers have their reset value */ |
AnnaBridge | 165:d1b4690b3f8b | 66 | HAL_TSC_STATE_READY = 0x01, /*!< TSC registers are initialized or acquisition is completed with success */ |
AnnaBridge | 165:d1b4690b3f8b | 67 | HAL_TSC_STATE_BUSY = 0x02, /*!< TSC initialization or acquisition is on-going */ |
AnnaBridge | 165:d1b4690b3f8b | 68 | HAL_TSC_STATE_ERROR = 0x03 /*!< Acquisition is completed with max count error */ |
AnnaBridge | 165:d1b4690b3f8b | 69 | } HAL_TSC_StateTypeDef; |
AnnaBridge | 165:d1b4690b3f8b | 70 | |
AnnaBridge | 165:d1b4690b3f8b | 71 | /** |
AnnaBridge | 165:d1b4690b3f8b | 72 | * @brief TSC group status structure definition |
AnnaBridge | 165:d1b4690b3f8b | 73 | */ |
AnnaBridge | 165:d1b4690b3f8b | 74 | typedef enum |
AnnaBridge | 165:d1b4690b3f8b | 75 | { |
AnnaBridge | 165:d1b4690b3f8b | 76 | TSC_GROUP_ONGOING = 0x00, /*!< Acquisition on group is on-going or not started */ |
AnnaBridge | 165:d1b4690b3f8b | 77 | TSC_GROUP_COMPLETED = 0x01 /*!< Acquisition on group is completed with success (no max count error) */ |
AnnaBridge | 165:d1b4690b3f8b | 78 | } TSC_GroupStatusTypeDef; |
AnnaBridge | 165:d1b4690b3f8b | 79 | |
AnnaBridge | 165:d1b4690b3f8b | 80 | /** |
AnnaBridge | 165:d1b4690b3f8b | 81 | * @brief TSC init structure definition |
AnnaBridge | 165:d1b4690b3f8b | 82 | */ |
AnnaBridge | 165:d1b4690b3f8b | 83 | typedef struct |
AnnaBridge | 165:d1b4690b3f8b | 84 | { |
AnnaBridge | 165:d1b4690b3f8b | 85 | uint32_t CTPulseHighLength; /*!< Charge-transfer high pulse length |
AnnaBridge | 165:d1b4690b3f8b | 86 | This parameter can be a value of @ref TSC_CTPulseHL_Config */ |
AnnaBridge | 165:d1b4690b3f8b | 87 | uint32_t CTPulseLowLength; /*!< Charge-transfer low pulse length |
AnnaBridge | 165:d1b4690b3f8b | 88 | This parameter can be a value of @ref TSC_CTPulseLL_Config */ |
AnnaBridge | 165:d1b4690b3f8b | 89 | uint32_t SpreadSpectrum; /*!< Spread spectrum activation |
AnnaBridge | 165:d1b4690b3f8b | 90 | This parameter can be a value of @ref TSC_CTPulseLL_Config */ |
AnnaBridge | 165:d1b4690b3f8b | 91 | uint32_t SpreadSpectrumDeviation; /*!< Spread spectrum deviation |
AnnaBridge | 165:d1b4690b3f8b | 92 | This parameter must be a number between Min_Data = 0 and Max_Data = 127 */ |
AnnaBridge | 165:d1b4690b3f8b | 93 | uint32_t SpreadSpectrumPrescaler; /*!< Spread spectrum prescaler |
AnnaBridge | 165:d1b4690b3f8b | 94 | This parameter can be a value of @ref TSC_SpreadSpec_Prescaler */ |
AnnaBridge | 165:d1b4690b3f8b | 95 | uint32_t PulseGeneratorPrescaler; /*!< Pulse generator prescaler |
AnnaBridge | 165:d1b4690b3f8b | 96 | This parameter can be a value of @ref TSC_PulseGenerator_Prescaler */ |
AnnaBridge | 165:d1b4690b3f8b | 97 | uint32_t MaxCountValue; /*!< Max count value |
AnnaBridge | 165:d1b4690b3f8b | 98 | This parameter can be a value of @ref TSC_MaxCount_Value */ |
AnnaBridge | 165:d1b4690b3f8b | 99 | uint32_t IODefaultMode; /*!< IO default mode |
AnnaBridge | 165:d1b4690b3f8b | 100 | This parameter can be a value of @ref TSC_IO_Default_Mode */ |
AnnaBridge | 165:d1b4690b3f8b | 101 | uint32_t SynchroPinPolarity; /*!< Synchro pin polarity |
AnnaBridge | 165:d1b4690b3f8b | 102 | This parameter can be a value of @ref TSC_Synchro_Pin_Polarity */ |
AnnaBridge | 165:d1b4690b3f8b | 103 | uint32_t AcquisitionMode; /*!< Acquisition mode |
AnnaBridge | 165:d1b4690b3f8b | 104 | This parameter can be a value of @ref TSC_Acquisition_Mode */ |
AnnaBridge | 165:d1b4690b3f8b | 105 | uint32_t MaxCountInterrupt; /*!< Max count interrupt activation |
AnnaBridge | 165:d1b4690b3f8b | 106 | This parameter can be set to ENABLE or DISABLE. */ |
AnnaBridge | 165:d1b4690b3f8b | 107 | uint32_t ChannelIOs; /*!< Channel IOs mask */ |
AnnaBridge | 165:d1b4690b3f8b | 108 | uint32_t ShieldIOs; /*!< Shield IOs mask */ |
AnnaBridge | 165:d1b4690b3f8b | 109 | uint32_t SamplingIOs; /*!< Sampling IOs mask */ |
AnnaBridge | 165:d1b4690b3f8b | 110 | } TSC_InitTypeDef; |
AnnaBridge | 165:d1b4690b3f8b | 111 | |
AnnaBridge | 165:d1b4690b3f8b | 112 | /** |
AnnaBridge | 165:d1b4690b3f8b | 113 | * @brief TSC IOs configuration structure definition |
AnnaBridge | 165:d1b4690b3f8b | 114 | */ |
AnnaBridge | 165:d1b4690b3f8b | 115 | typedef struct |
AnnaBridge | 165:d1b4690b3f8b | 116 | { |
AnnaBridge | 165:d1b4690b3f8b | 117 | uint32_t ChannelIOs; /*!< Channel IOs mask */ |
AnnaBridge | 165:d1b4690b3f8b | 118 | uint32_t ShieldIOs; /*!< Shield IOs mask */ |
AnnaBridge | 165:d1b4690b3f8b | 119 | uint32_t SamplingIOs; /*!< Sampling IOs mask */ |
AnnaBridge | 165:d1b4690b3f8b | 120 | } TSC_IOConfigTypeDef; |
AnnaBridge | 165:d1b4690b3f8b | 121 | |
AnnaBridge | 165:d1b4690b3f8b | 122 | /** |
AnnaBridge | 165:d1b4690b3f8b | 123 | * @brief TSC handle Structure definition |
AnnaBridge | 165:d1b4690b3f8b | 124 | */ |
AnnaBridge | 165:d1b4690b3f8b | 125 | typedef struct |
AnnaBridge | 165:d1b4690b3f8b | 126 | { |
AnnaBridge | 165:d1b4690b3f8b | 127 | TSC_TypeDef *Instance; /*!< Register base address */ |
AnnaBridge | 165:d1b4690b3f8b | 128 | TSC_InitTypeDef Init; /*!< Initialization parameters */ |
AnnaBridge | 165:d1b4690b3f8b | 129 | __IO HAL_TSC_StateTypeDef State; /*!< Peripheral state */ |
AnnaBridge | 165:d1b4690b3f8b | 130 | HAL_LockTypeDef Lock; /*!< Lock feature */ |
AnnaBridge | 165:d1b4690b3f8b | 131 | } TSC_HandleTypeDef; |
AnnaBridge | 165:d1b4690b3f8b | 132 | |
AnnaBridge | 165:d1b4690b3f8b | 133 | /** |
AnnaBridge | 165:d1b4690b3f8b | 134 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 135 | */ |
AnnaBridge | 165:d1b4690b3f8b | 136 | |
AnnaBridge | 165:d1b4690b3f8b | 137 | /* Exported constants --------------------------------------------------------*/ |
AnnaBridge | 165:d1b4690b3f8b | 138 | /** @defgroup TSC_Exported_Constants TSC Exported Constants |
AnnaBridge | 165:d1b4690b3f8b | 139 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 140 | */ |
AnnaBridge | 165:d1b4690b3f8b | 141 | |
AnnaBridge | 165:d1b4690b3f8b | 142 | /** @defgroup TSC_CTPulseHL_Config CTPulse High Length |
AnnaBridge | 165:d1b4690b3f8b | 143 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 144 | */ |
AnnaBridge | 165:d1b4690b3f8b | 145 | #define TSC_CTPH_1CYCLE ((uint32_t)((uint32_t) 0 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 146 | #define TSC_CTPH_2CYCLES ((uint32_t)((uint32_t) 1 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 147 | #define TSC_CTPH_3CYCLES ((uint32_t)((uint32_t) 2 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 148 | #define TSC_CTPH_4CYCLES ((uint32_t)((uint32_t) 3 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 149 | #define TSC_CTPH_5CYCLES ((uint32_t)((uint32_t) 4 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 150 | #define TSC_CTPH_6CYCLES ((uint32_t)((uint32_t) 5 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 151 | #define TSC_CTPH_7CYCLES ((uint32_t)((uint32_t) 6 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 152 | #define TSC_CTPH_8CYCLES ((uint32_t)((uint32_t) 7 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 153 | #define TSC_CTPH_9CYCLES ((uint32_t)((uint32_t) 8 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 154 | #define TSC_CTPH_10CYCLES ((uint32_t)((uint32_t) 9 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 155 | #define TSC_CTPH_11CYCLES ((uint32_t)((uint32_t)10 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 156 | #define TSC_CTPH_12CYCLES ((uint32_t)((uint32_t)11 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 157 | #define TSC_CTPH_13CYCLES ((uint32_t)((uint32_t)12 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 158 | #define TSC_CTPH_14CYCLES ((uint32_t)((uint32_t)13 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 159 | #define TSC_CTPH_15CYCLES ((uint32_t)((uint32_t)14 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 160 | #define TSC_CTPH_16CYCLES ((uint32_t)((uint32_t)15 << 28)) |
AnnaBridge | 165:d1b4690b3f8b | 161 | /** |
AnnaBridge | 165:d1b4690b3f8b | 162 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 163 | */ |
AnnaBridge | 165:d1b4690b3f8b | 164 | |
AnnaBridge | 165:d1b4690b3f8b | 165 | /** @defgroup TSC_CTPulseLL_Config CTPulse Low Length |
AnnaBridge | 165:d1b4690b3f8b | 166 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 167 | */ |
AnnaBridge | 165:d1b4690b3f8b | 168 | #define TSC_CTPL_1CYCLE ((uint32_t)((uint32_t) 0 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 169 | #define TSC_CTPL_2CYCLES ((uint32_t)((uint32_t) 1 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 170 | #define TSC_CTPL_3CYCLES ((uint32_t)((uint32_t) 2 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 171 | #define TSC_CTPL_4CYCLES ((uint32_t)((uint32_t) 3 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 172 | #define TSC_CTPL_5CYCLES ((uint32_t)((uint32_t) 4 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 173 | #define TSC_CTPL_6CYCLES ((uint32_t)((uint32_t) 5 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 174 | #define TSC_CTPL_7CYCLES ((uint32_t)((uint32_t) 6 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 175 | #define TSC_CTPL_8CYCLES ((uint32_t)((uint32_t) 7 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 176 | #define TSC_CTPL_9CYCLES ((uint32_t)((uint32_t) 8 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 177 | #define TSC_CTPL_10CYCLES ((uint32_t)((uint32_t) 9 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 178 | #define TSC_CTPL_11CYCLES ((uint32_t)((uint32_t)10 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 179 | #define TSC_CTPL_12CYCLES ((uint32_t)((uint32_t)11 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 180 | #define TSC_CTPL_13CYCLES ((uint32_t)((uint32_t)12 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 181 | #define TSC_CTPL_14CYCLES ((uint32_t)((uint32_t)13 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 182 | #define TSC_CTPL_15CYCLES ((uint32_t)((uint32_t)14 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 183 | #define TSC_CTPL_16CYCLES ((uint32_t)((uint32_t)15 << 24)) |
AnnaBridge | 165:d1b4690b3f8b | 184 | /** |
AnnaBridge | 165:d1b4690b3f8b | 185 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 186 | */ |
AnnaBridge | 165:d1b4690b3f8b | 187 | |
AnnaBridge | 165:d1b4690b3f8b | 188 | /** @defgroup TSC_SpreadSpec_Prescaler Spread Spectrum Prescaler |
AnnaBridge | 165:d1b4690b3f8b | 189 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 190 | */ |
AnnaBridge | 165:d1b4690b3f8b | 191 | #define TSC_SS_PRESC_DIV1 ((uint32_t)0) |
AnnaBridge | 165:d1b4690b3f8b | 192 | #define TSC_SS_PRESC_DIV2 (TSC_CR_SSPSC) |
AnnaBridge | 165:d1b4690b3f8b | 193 | /** |
AnnaBridge | 165:d1b4690b3f8b | 194 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 195 | */ |
AnnaBridge | 165:d1b4690b3f8b | 196 | |
AnnaBridge | 165:d1b4690b3f8b | 197 | /** @defgroup TSC_PulseGenerator_Prescaler Pulse Generator Prescaler |
AnnaBridge | 165:d1b4690b3f8b | 198 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 199 | */ |
AnnaBridge | 165:d1b4690b3f8b | 200 | #define TSC_PG_PRESC_DIV1 ((uint32_t)(0 << 12)) |
AnnaBridge | 165:d1b4690b3f8b | 201 | #define TSC_PG_PRESC_DIV2 ((uint32_t)(1 << 12)) |
AnnaBridge | 165:d1b4690b3f8b | 202 | #define TSC_PG_PRESC_DIV4 ((uint32_t)(2 << 12)) |
AnnaBridge | 165:d1b4690b3f8b | 203 | #define TSC_PG_PRESC_DIV8 ((uint32_t)(3 << 12)) |
AnnaBridge | 165:d1b4690b3f8b | 204 | #define TSC_PG_PRESC_DIV16 ((uint32_t)(4 << 12)) |
AnnaBridge | 165:d1b4690b3f8b | 205 | #define TSC_PG_PRESC_DIV32 ((uint32_t)(5 << 12)) |
AnnaBridge | 165:d1b4690b3f8b | 206 | #define TSC_PG_PRESC_DIV64 ((uint32_t)(6 << 12)) |
AnnaBridge | 165:d1b4690b3f8b | 207 | #define TSC_PG_PRESC_DIV128 ((uint32_t)(7 << 12)) |
AnnaBridge | 165:d1b4690b3f8b | 208 | /** |
AnnaBridge | 165:d1b4690b3f8b | 209 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 210 | */ |
AnnaBridge | 165:d1b4690b3f8b | 211 | |
AnnaBridge | 165:d1b4690b3f8b | 212 | /** @defgroup TSC_MaxCount_Value Max Count Value |
AnnaBridge | 165:d1b4690b3f8b | 213 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 214 | */ |
AnnaBridge | 165:d1b4690b3f8b | 215 | #define TSC_MCV_255 ((uint32_t)(0 << 5)) |
AnnaBridge | 165:d1b4690b3f8b | 216 | #define TSC_MCV_511 ((uint32_t)(1 << 5)) |
AnnaBridge | 165:d1b4690b3f8b | 217 | #define TSC_MCV_1023 ((uint32_t)(2 << 5)) |
AnnaBridge | 165:d1b4690b3f8b | 218 | #define TSC_MCV_2047 ((uint32_t)(3 << 5)) |
AnnaBridge | 165:d1b4690b3f8b | 219 | #define TSC_MCV_4095 ((uint32_t)(4 << 5)) |
AnnaBridge | 165:d1b4690b3f8b | 220 | #define TSC_MCV_8191 ((uint32_t)(5 << 5)) |
AnnaBridge | 165:d1b4690b3f8b | 221 | #define TSC_MCV_16383 ((uint32_t)(6 << 5)) |
AnnaBridge | 165:d1b4690b3f8b | 222 | /** |
AnnaBridge | 165:d1b4690b3f8b | 223 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 224 | */ |
AnnaBridge | 165:d1b4690b3f8b | 225 | |
AnnaBridge | 165:d1b4690b3f8b | 226 | /** @defgroup TSC_IO_Default_Mode IO Default Mode |
AnnaBridge | 165:d1b4690b3f8b | 227 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 228 | */ |
AnnaBridge | 165:d1b4690b3f8b | 229 | #define TSC_IODEF_OUT_PP_LOW ((uint32_t)0) |
AnnaBridge | 165:d1b4690b3f8b | 230 | #define TSC_IODEF_IN_FLOAT (TSC_CR_IODEF) |
AnnaBridge | 165:d1b4690b3f8b | 231 | /** |
AnnaBridge | 165:d1b4690b3f8b | 232 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 233 | */ |
AnnaBridge | 165:d1b4690b3f8b | 234 | |
AnnaBridge | 165:d1b4690b3f8b | 235 | /** @defgroup TSC_Synchro_Pin_Polarity Synchro Pin Polarity |
AnnaBridge | 165:d1b4690b3f8b | 236 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 237 | */ |
AnnaBridge | 165:d1b4690b3f8b | 238 | #define TSC_SYNC_POLARITY_FALLING ((uint32_t)0) |
AnnaBridge | 165:d1b4690b3f8b | 239 | #define TSC_SYNC_POLARITY_RISING (TSC_CR_SYNCPOL) |
AnnaBridge | 165:d1b4690b3f8b | 240 | /** |
AnnaBridge | 165:d1b4690b3f8b | 241 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 242 | */ |
AnnaBridge | 165:d1b4690b3f8b | 243 | |
AnnaBridge | 165:d1b4690b3f8b | 244 | /** @defgroup TSC_Acquisition_Mode Acquisition Mode |
AnnaBridge | 165:d1b4690b3f8b | 245 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 246 | */ |
AnnaBridge | 165:d1b4690b3f8b | 247 | #define TSC_ACQ_MODE_NORMAL ((uint32_t)0) |
AnnaBridge | 165:d1b4690b3f8b | 248 | #define TSC_ACQ_MODE_SYNCHRO (TSC_CR_AM) |
AnnaBridge | 165:d1b4690b3f8b | 249 | /** |
AnnaBridge | 165:d1b4690b3f8b | 250 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 251 | */ |
AnnaBridge | 165:d1b4690b3f8b | 252 | |
AnnaBridge | 165:d1b4690b3f8b | 253 | /** @defgroup TSC_IO_Mode IO Mode |
AnnaBridge | 165:d1b4690b3f8b | 254 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 255 | */ |
AnnaBridge | 165:d1b4690b3f8b | 256 | #define TSC_IOMODE_UNUSED ((uint32_t)0) |
AnnaBridge | 165:d1b4690b3f8b | 257 | #define TSC_IOMODE_CHANNEL ((uint32_t)1) |
AnnaBridge | 165:d1b4690b3f8b | 258 | #define TSC_IOMODE_SHIELD ((uint32_t)2) |
AnnaBridge | 165:d1b4690b3f8b | 259 | #define TSC_IOMODE_SAMPLING ((uint32_t)3) |
AnnaBridge | 165:d1b4690b3f8b | 260 | /** |
AnnaBridge | 165:d1b4690b3f8b | 261 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 262 | */ |
AnnaBridge | 165:d1b4690b3f8b | 263 | |
AnnaBridge | 165:d1b4690b3f8b | 264 | /** @defgroup TSC_interrupts_definition Interrupts definition |
AnnaBridge | 165:d1b4690b3f8b | 265 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 266 | */ |
AnnaBridge | 165:d1b4690b3f8b | 267 | #define TSC_IT_EOA ((uint32_t)TSC_IER_EOAIE) |
AnnaBridge | 165:d1b4690b3f8b | 268 | #define TSC_IT_MCE ((uint32_t)TSC_IER_MCEIE) |
AnnaBridge | 165:d1b4690b3f8b | 269 | /** |
AnnaBridge | 165:d1b4690b3f8b | 270 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 271 | */ |
AnnaBridge | 165:d1b4690b3f8b | 272 | |
AnnaBridge | 165:d1b4690b3f8b | 273 | /** @defgroup TSC_flags_definition Flags definition |
AnnaBridge | 165:d1b4690b3f8b | 274 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 275 | */ |
AnnaBridge | 165:d1b4690b3f8b | 276 | #define TSC_FLAG_EOA ((uint32_t)TSC_ISR_EOAF) |
AnnaBridge | 165:d1b4690b3f8b | 277 | #define TSC_FLAG_MCE ((uint32_t)TSC_ISR_MCEF) |
AnnaBridge | 165:d1b4690b3f8b | 278 | /** |
AnnaBridge | 165:d1b4690b3f8b | 279 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 280 | */ |
AnnaBridge | 165:d1b4690b3f8b | 281 | |
AnnaBridge | 165:d1b4690b3f8b | 282 | /** @defgroup TSC_Group_definition Group definition |
AnnaBridge | 165:d1b4690b3f8b | 283 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 284 | */ |
AnnaBridge | 165:d1b4690b3f8b | 285 | #define TSC_NB_OF_GROUPS (8) |
AnnaBridge | 165:d1b4690b3f8b | 286 | |
AnnaBridge | 165:d1b4690b3f8b | 287 | #define TSC_GROUP1 ((uint32_t)0x00000001) |
AnnaBridge | 165:d1b4690b3f8b | 288 | #define TSC_GROUP2 ((uint32_t)0x00000002) |
AnnaBridge | 165:d1b4690b3f8b | 289 | #define TSC_GROUP3 ((uint32_t)0x00000004) |
AnnaBridge | 165:d1b4690b3f8b | 290 | #define TSC_GROUP4 ((uint32_t)0x00000008) |
AnnaBridge | 165:d1b4690b3f8b | 291 | #define TSC_GROUP5 ((uint32_t)0x00000010) |
AnnaBridge | 165:d1b4690b3f8b | 292 | #define TSC_GROUP6 ((uint32_t)0x00000020) |
AnnaBridge | 165:d1b4690b3f8b | 293 | #define TSC_GROUP7 ((uint32_t)0x00000040) |
AnnaBridge | 165:d1b4690b3f8b | 294 | #define TSC_GROUP8 ((uint32_t)0x00000080) |
AnnaBridge | 165:d1b4690b3f8b | 295 | #define TSC_ALL_GROUPS ((uint32_t)0x000000FF) |
AnnaBridge | 165:d1b4690b3f8b | 296 | |
AnnaBridge | 165:d1b4690b3f8b | 297 | #define TSC_GROUP1_IDX ((uint32_t)0) |
AnnaBridge | 165:d1b4690b3f8b | 298 | #define TSC_GROUP2_IDX ((uint32_t)1) |
AnnaBridge | 165:d1b4690b3f8b | 299 | #define TSC_GROUP3_IDX ((uint32_t)2) |
AnnaBridge | 165:d1b4690b3f8b | 300 | #define TSC_GROUP4_IDX ((uint32_t)3) |
AnnaBridge | 165:d1b4690b3f8b | 301 | #define TSC_GROUP5_IDX ((uint32_t)4) |
AnnaBridge | 165:d1b4690b3f8b | 302 | #define TSC_GROUP6_IDX ((uint32_t)5) |
AnnaBridge | 165:d1b4690b3f8b | 303 | #define TSC_GROUP7_IDX ((uint32_t)6) |
AnnaBridge | 165:d1b4690b3f8b | 304 | #define TSC_GROUP8_IDX ((uint32_t)7) |
AnnaBridge | 165:d1b4690b3f8b | 305 | |
AnnaBridge | 165:d1b4690b3f8b | 306 | #define TSC_GROUP1_IO1 ((uint32_t)0x00000001) |
AnnaBridge | 165:d1b4690b3f8b | 307 | #define TSC_GROUP1_IO2 ((uint32_t)0x00000002) |
AnnaBridge | 165:d1b4690b3f8b | 308 | #define TSC_GROUP1_IO3 ((uint32_t)0x00000004) |
AnnaBridge | 165:d1b4690b3f8b | 309 | #define TSC_GROUP1_IO4 ((uint32_t)0x00000008) |
AnnaBridge | 165:d1b4690b3f8b | 310 | #define TSC_GROUP1_ALL_IOS ((uint32_t)0x0000000F) |
AnnaBridge | 165:d1b4690b3f8b | 311 | |
AnnaBridge | 165:d1b4690b3f8b | 312 | #define TSC_GROUP2_IO1 ((uint32_t)0x00000010) |
AnnaBridge | 165:d1b4690b3f8b | 313 | #define TSC_GROUP2_IO2 ((uint32_t)0x00000020) |
AnnaBridge | 165:d1b4690b3f8b | 314 | #define TSC_GROUP2_IO3 ((uint32_t)0x00000040) |
AnnaBridge | 165:d1b4690b3f8b | 315 | #define TSC_GROUP2_IO4 ((uint32_t)0x00000080) |
AnnaBridge | 165:d1b4690b3f8b | 316 | #define TSC_GROUP2_ALL_IOS ((uint32_t)0x000000F0) |
AnnaBridge | 165:d1b4690b3f8b | 317 | |
AnnaBridge | 165:d1b4690b3f8b | 318 | #define TSC_GROUP3_IO1 ((uint32_t)0x00000100) |
AnnaBridge | 165:d1b4690b3f8b | 319 | #define TSC_GROUP3_IO2 ((uint32_t)0x00000200) |
AnnaBridge | 165:d1b4690b3f8b | 320 | #define TSC_GROUP3_IO3 ((uint32_t)0x00000400) |
AnnaBridge | 165:d1b4690b3f8b | 321 | #define TSC_GROUP3_IO4 ((uint32_t)0x00000800) |
AnnaBridge | 165:d1b4690b3f8b | 322 | #define TSC_GROUP3_ALL_IOS ((uint32_t)0x00000F00) |
AnnaBridge | 165:d1b4690b3f8b | 323 | |
AnnaBridge | 165:d1b4690b3f8b | 324 | #define TSC_GROUP4_IO1 ((uint32_t)0x00001000) |
AnnaBridge | 165:d1b4690b3f8b | 325 | #define TSC_GROUP4_IO2 ((uint32_t)0x00002000) |
AnnaBridge | 165:d1b4690b3f8b | 326 | #define TSC_GROUP4_IO3 ((uint32_t)0x00004000) |
AnnaBridge | 165:d1b4690b3f8b | 327 | #define TSC_GROUP4_IO4 ((uint32_t)0x00008000) |
AnnaBridge | 165:d1b4690b3f8b | 328 | #define TSC_GROUP4_ALL_IOS ((uint32_t)0x0000F000) |
AnnaBridge | 165:d1b4690b3f8b | 329 | |
AnnaBridge | 165:d1b4690b3f8b | 330 | #define TSC_GROUP5_IO1 ((uint32_t)0x00010000) |
AnnaBridge | 165:d1b4690b3f8b | 331 | #define TSC_GROUP5_IO2 ((uint32_t)0x00020000) |
AnnaBridge | 165:d1b4690b3f8b | 332 | #define TSC_GROUP5_IO3 ((uint32_t)0x00040000) |
AnnaBridge | 165:d1b4690b3f8b | 333 | #define TSC_GROUP5_IO4 ((uint32_t)0x00080000) |
AnnaBridge | 165:d1b4690b3f8b | 334 | #define TSC_GROUP5_ALL_IOS ((uint32_t)0x000F0000) |
AnnaBridge | 165:d1b4690b3f8b | 335 | |
AnnaBridge | 165:d1b4690b3f8b | 336 | #define TSC_GROUP6_IO1 ((uint32_t)0x00100000) |
AnnaBridge | 165:d1b4690b3f8b | 337 | #define TSC_GROUP6_IO2 ((uint32_t)0x00200000) |
AnnaBridge | 165:d1b4690b3f8b | 338 | #define TSC_GROUP6_IO3 ((uint32_t)0x00400000) |
AnnaBridge | 165:d1b4690b3f8b | 339 | #define TSC_GROUP6_IO4 ((uint32_t)0x00800000) |
AnnaBridge | 165:d1b4690b3f8b | 340 | #define TSC_GROUP6_ALL_IOS ((uint32_t)0x00F00000) |
AnnaBridge | 165:d1b4690b3f8b | 341 | |
AnnaBridge | 165:d1b4690b3f8b | 342 | #define TSC_GROUP7_IO1 ((uint32_t)0x01000000) |
AnnaBridge | 165:d1b4690b3f8b | 343 | #define TSC_GROUP7_IO2 ((uint32_t)0x02000000) |
AnnaBridge | 165:d1b4690b3f8b | 344 | #define TSC_GROUP7_IO3 ((uint32_t)0x04000000) |
AnnaBridge | 165:d1b4690b3f8b | 345 | #define TSC_GROUP7_IO4 ((uint32_t)0x08000000) |
AnnaBridge | 165:d1b4690b3f8b | 346 | #define TSC_GROUP7_ALL_IOS ((uint32_t)0x0F000000) |
AnnaBridge | 165:d1b4690b3f8b | 347 | |
AnnaBridge | 165:d1b4690b3f8b | 348 | #define TSC_GROUP8_IO1 ((uint32_t)0x10000000) |
AnnaBridge | 165:d1b4690b3f8b | 349 | #define TSC_GROUP8_IO2 ((uint32_t)0x20000000) |
AnnaBridge | 165:d1b4690b3f8b | 350 | #define TSC_GROUP8_IO3 ((uint32_t)0x40000000) |
AnnaBridge | 165:d1b4690b3f8b | 351 | #define TSC_GROUP8_IO4 ((uint32_t)0x80000000) |
AnnaBridge | 165:d1b4690b3f8b | 352 | #define TSC_GROUP8_ALL_IOS ((uint32_t)0xF0000000) |
AnnaBridge | 165:d1b4690b3f8b | 353 | |
AnnaBridge | 165:d1b4690b3f8b | 354 | #define TSC_ALL_GROUPS_ALL_IOS ((uint32_t)0xFFFFFFFF) |
AnnaBridge | 165:d1b4690b3f8b | 355 | /** |
AnnaBridge | 165:d1b4690b3f8b | 356 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 357 | */ |
AnnaBridge | 165:d1b4690b3f8b | 358 | |
AnnaBridge | 165:d1b4690b3f8b | 359 | /** |
AnnaBridge | 165:d1b4690b3f8b | 360 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 361 | */ |
AnnaBridge | 165:d1b4690b3f8b | 362 | |
AnnaBridge | 165:d1b4690b3f8b | 363 | /* Exported macros -----------------------------------------------------------*/ |
AnnaBridge | 165:d1b4690b3f8b | 364 | |
AnnaBridge | 165:d1b4690b3f8b | 365 | /** @defgroup TSC_Exported_Macros TSC Exported Macros |
AnnaBridge | 165:d1b4690b3f8b | 366 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 367 | */ |
AnnaBridge | 165:d1b4690b3f8b | 368 | |
AnnaBridge | 165:d1b4690b3f8b | 369 | /** @brief Reset TSC handle state. |
AnnaBridge | 165:d1b4690b3f8b | 370 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 371 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 372 | */ |
AnnaBridge | 165:d1b4690b3f8b | 373 | #define __HAL_TSC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_TSC_STATE_RESET) |
AnnaBridge | 165:d1b4690b3f8b | 374 | |
AnnaBridge | 165:d1b4690b3f8b | 375 | /** |
AnnaBridge | 165:d1b4690b3f8b | 376 | * @brief Enable the TSC peripheral. |
AnnaBridge | 165:d1b4690b3f8b | 377 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 378 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 379 | */ |
AnnaBridge | 165:d1b4690b3f8b | 380 | #define __HAL_TSC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_TSCE) |
AnnaBridge | 165:d1b4690b3f8b | 381 | |
AnnaBridge | 165:d1b4690b3f8b | 382 | /** |
AnnaBridge | 165:d1b4690b3f8b | 383 | * @brief Disable the TSC peripheral. |
AnnaBridge | 165:d1b4690b3f8b | 384 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 385 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 386 | */ |
AnnaBridge | 165:d1b4690b3f8b | 387 | #define __HAL_TSC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= (uint32_t)(~TSC_CR_TSCE)) |
AnnaBridge | 165:d1b4690b3f8b | 388 | |
AnnaBridge | 165:d1b4690b3f8b | 389 | /** |
AnnaBridge | 165:d1b4690b3f8b | 390 | * @brief Start acquisition. |
AnnaBridge | 165:d1b4690b3f8b | 391 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 392 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 393 | */ |
AnnaBridge | 165:d1b4690b3f8b | 394 | #define __HAL_TSC_START_ACQ(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_START) |
AnnaBridge | 165:d1b4690b3f8b | 395 | |
AnnaBridge | 165:d1b4690b3f8b | 396 | /** |
AnnaBridge | 165:d1b4690b3f8b | 397 | * @brief Stop acquisition. |
AnnaBridge | 165:d1b4690b3f8b | 398 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 399 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 400 | */ |
AnnaBridge | 165:d1b4690b3f8b | 401 | #define __HAL_TSC_STOP_ACQ(__HANDLE__) ((__HANDLE__)->Instance->CR &= (uint32_t)(~TSC_CR_START)) |
AnnaBridge | 165:d1b4690b3f8b | 402 | |
AnnaBridge | 165:d1b4690b3f8b | 403 | /** |
AnnaBridge | 165:d1b4690b3f8b | 404 | * @brief Set IO default mode to output push-pull low. |
AnnaBridge | 165:d1b4690b3f8b | 405 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 406 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 407 | */ |
AnnaBridge | 165:d1b4690b3f8b | 408 | #define __HAL_TSC_SET_IODEF_OUTPPLOW(__HANDLE__) ((__HANDLE__)->Instance->CR &= (uint32_t)(~TSC_CR_IODEF)) |
AnnaBridge | 165:d1b4690b3f8b | 409 | |
AnnaBridge | 165:d1b4690b3f8b | 410 | /** |
AnnaBridge | 165:d1b4690b3f8b | 411 | * @brief Set IO default mode to input floating. |
AnnaBridge | 165:d1b4690b3f8b | 412 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 413 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 414 | */ |
AnnaBridge | 165:d1b4690b3f8b | 415 | #define __HAL_TSC_SET_IODEF_INFLOAT(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_IODEF) |
AnnaBridge | 165:d1b4690b3f8b | 416 | |
AnnaBridge | 165:d1b4690b3f8b | 417 | /** |
AnnaBridge | 165:d1b4690b3f8b | 418 | * @brief Set synchronization polarity to falling edge. |
AnnaBridge | 165:d1b4690b3f8b | 419 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 420 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 421 | */ |
AnnaBridge | 165:d1b4690b3f8b | 422 | #define __HAL_TSC_SET_SYNC_POL_FALL(__HANDLE__) ((__HANDLE__)->Instance->CR &= (uint32_t)(~TSC_CR_SYNCPOL)) |
AnnaBridge | 165:d1b4690b3f8b | 423 | |
AnnaBridge | 165:d1b4690b3f8b | 424 | /** |
AnnaBridge | 165:d1b4690b3f8b | 425 | * @brief Set synchronization polarity to rising edge and high level. |
AnnaBridge | 165:d1b4690b3f8b | 426 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 427 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 428 | */ |
AnnaBridge | 165:d1b4690b3f8b | 429 | #define __HAL_TSC_SET_SYNC_POL_RISE_HIGH(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_SYNCPOL) |
AnnaBridge | 165:d1b4690b3f8b | 430 | |
AnnaBridge | 165:d1b4690b3f8b | 431 | /** |
AnnaBridge | 165:d1b4690b3f8b | 432 | * @brief Enable TSC interrupt. |
AnnaBridge | 165:d1b4690b3f8b | 433 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 434 | * @param __INTERRUPT__: TSC interrupt |
AnnaBridge | 165:d1b4690b3f8b | 435 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 436 | */ |
AnnaBridge | 165:d1b4690b3f8b | 437 | #define __HAL_TSC_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__)) |
AnnaBridge | 165:d1b4690b3f8b | 438 | |
AnnaBridge | 165:d1b4690b3f8b | 439 | /** |
AnnaBridge | 165:d1b4690b3f8b | 440 | * @brief Disable TSC interrupt. |
AnnaBridge | 165:d1b4690b3f8b | 441 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 442 | * @param __INTERRUPT__: TSC interrupt |
AnnaBridge | 165:d1b4690b3f8b | 443 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 444 | */ |
AnnaBridge | 165:d1b4690b3f8b | 445 | #define __HAL_TSC_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER &= (uint32_t)(~(__INTERRUPT__))) |
AnnaBridge | 165:d1b4690b3f8b | 446 | |
AnnaBridge | 165:d1b4690b3f8b | 447 | /** @brief Check whether the specified TSC interrupt source is enabled or not. |
AnnaBridge | 165:d1b4690b3f8b | 448 | * @param __HANDLE__: TSC Handle |
AnnaBridge | 165:d1b4690b3f8b | 449 | * @param __INTERRUPT__: TSC interrupt |
AnnaBridge | 165:d1b4690b3f8b | 450 | * @retval SET or RESET |
AnnaBridge | 165:d1b4690b3f8b | 451 | */ |
AnnaBridge | 165:d1b4690b3f8b | 452 | #define __HAL_TSC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) |
AnnaBridge | 165:d1b4690b3f8b | 453 | |
AnnaBridge | 165:d1b4690b3f8b | 454 | /** |
AnnaBridge | 165:d1b4690b3f8b | 455 | * @brief Check whether the specified TSC flag is set or not. |
AnnaBridge | 165:d1b4690b3f8b | 456 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 457 | * @param __FLAG__: TSC flag |
AnnaBridge | 165:d1b4690b3f8b | 458 | * @retval SET or RESET |
AnnaBridge | 165:d1b4690b3f8b | 459 | */ |
AnnaBridge | 165:d1b4690b3f8b | 460 | #define __HAL_TSC_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) ? SET : RESET) |
AnnaBridge | 165:d1b4690b3f8b | 461 | |
AnnaBridge | 165:d1b4690b3f8b | 462 | /** |
AnnaBridge | 165:d1b4690b3f8b | 463 | * @brief Clear the TSC's pending flag. |
AnnaBridge | 165:d1b4690b3f8b | 464 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 465 | * @param __FLAG__: TSC flag |
AnnaBridge | 165:d1b4690b3f8b | 466 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 467 | */ |
AnnaBridge | 165:d1b4690b3f8b | 468 | #define __HAL_TSC_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) |
AnnaBridge | 165:d1b4690b3f8b | 469 | |
AnnaBridge | 165:d1b4690b3f8b | 470 | /** |
AnnaBridge | 165:d1b4690b3f8b | 471 | * @brief Enable schmitt trigger hysteresis on a group of IOs. |
AnnaBridge | 165:d1b4690b3f8b | 472 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 473 | * @param __GX_IOY_MASK__: IOs mask |
AnnaBridge | 165:d1b4690b3f8b | 474 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 475 | */ |
AnnaBridge | 165:d1b4690b3f8b | 476 | #define __HAL_TSC_ENABLE_HYSTERESIS(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOHCR |= (__GX_IOY_MASK__)) |
AnnaBridge | 165:d1b4690b3f8b | 477 | |
AnnaBridge | 165:d1b4690b3f8b | 478 | /** |
AnnaBridge | 165:d1b4690b3f8b | 479 | * @brief Disable schmitt trigger hysteresis on a group of IOs. |
AnnaBridge | 165:d1b4690b3f8b | 480 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 481 | * @param __GX_IOY_MASK__: IOs mask |
AnnaBridge | 165:d1b4690b3f8b | 482 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 483 | */ |
AnnaBridge | 165:d1b4690b3f8b | 484 | #define __HAL_TSC_DISABLE_HYSTERESIS(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOHCR &= (uint32_t)(~(__GX_IOY_MASK__))) |
AnnaBridge | 165:d1b4690b3f8b | 485 | |
AnnaBridge | 165:d1b4690b3f8b | 486 | /** |
AnnaBridge | 165:d1b4690b3f8b | 487 | * @brief Open analog switch on a group of IOs. |
AnnaBridge | 165:d1b4690b3f8b | 488 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 489 | * @param __GX_IOY_MASK__: IOs mask |
AnnaBridge | 165:d1b4690b3f8b | 490 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 491 | */ |
AnnaBridge | 165:d1b4690b3f8b | 492 | #define __HAL_TSC_OPEN_ANALOG_SWITCH(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOASCR &= (uint32_t)(~(__GX_IOY_MASK__))) |
AnnaBridge | 165:d1b4690b3f8b | 493 | |
AnnaBridge | 165:d1b4690b3f8b | 494 | /** |
AnnaBridge | 165:d1b4690b3f8b | 495 | * @brief Close analog switch on a group of IOs. |
AnnaBridge | 165:d1b4690b3f8b | 496 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 497 | * @param __GX_IOY_MASK__: IOs mask |
AnnaBridge | 165:d1b4690b3f8b | 498 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 499 | */ |
AnnaBridge | 165:d1b4690b3f8b | 500 | #define __HAL_TSC_CLOSE_ANALOG_SWITCH(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOASCR |= (__GX_IOY_MASK__)) |
AnnaBridge | 165:d1b4690b3f8b | 501 | |
AnnaBridge | 165:d1b4690b3f8b | 502 | /** |
AnnaBridge | 165:d1b4690b3f8b | 503 | * @brief Enable a group of IOs in channel mode. |
AnnaBridge | 165:d1b4690b3f8b | 504 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 505 | * @param __GX_IOY_MASK__: IOs mask |
AnnaBridge | 165:d1b4690b3f8b | 506 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 507 | */ |
AnnaBridge | 165:d1b4690b3f8b | 508 | #define __HAL_TSC_ENABLE_CHANNEL(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOCCR |= (__GX_IOY_MASK__)) |
AnnaBridge | 165:d1b4690b3f8b | 509 | |
AnnaBridge | 165:d1b4690b3f8b | 510 | /** |
AnnaBridge | 165:d1b4690b3f8b | 511 | * @brief Disable a group of channel IOs. |
AnnaBridge | 165:d1b4690b3f8b | 512 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 513 | * @param __GX_IOY_MASK__: IOs mask |
AnnaBridge | 165:d1b4690b3f8b | 514 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 515 | */ |
AnnaBridge | 165:d1b4690b3f8b | 516 | #define __HAL_TSC_DISABLE_CHANNEL(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOCCR &= (uint32_t)(~(__GX_IOY_MASK__))) |
AnnaBridge | 165:d1b4690b3f8b | 517 | |
AnnaBridge | 165:d1b4690b3f8b | 518 | /** |
AnnaBridge | 165:d1b4690b3f8b | 519 | * @brief Enable a group of IOs in sampling mode. |
AnnaBridge | 165:d1b4690b3f8b | 520 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 521 | * @param __GX_IOY_MASK__: IOs mask |
AnnaBridge | 165:d1b4690b3f8b | 522 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 523 | */ |
AnnaBridge | 165:d1b4690b3f8b | 524 | #define __HAL_TSC_ENABLE_SAMPLING(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOSCR |= (__GX_IOY_MASK__)) |
AnnaBridge | 165:d1b4690b3f8b | 525 | |
AnnaBridge | 165:d1b4690b3f8b | 526 | /** |
AnnaBridge | 165:d1b4690b3f8b | 527 | * @brief Disable a group of sampling IOs. |
AnnaBridge | 165:d1b4690b3f8b | 528 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 529 | * @param __GX_IOY_MASK__: IOs mask |
AnnaBridge | 165:d1b4690b3f8b | 530 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 531 | */ |
AnnaBridge | 165:d1b4690b3f8b | 532 | #define __HAL_TSC_DISABLE_SAMPLING(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOSCR &= (uint32_t)(~(__GX_IOY_MASK__))) |
AnnaBridge | 165:d1b4690b3f8b | 533 | |
AnnaBridge | 165:d1b4690b3f8b | 534 | /** |
AnnaBridge | 165:d1b4690b3f8b | 535 | * @brief Enable acquisition groups. |
AnnaBridge | 165:d1b4690b3f8b | 536 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 537 | * @param __GX_MASK__: Groups mask |
AnnaBridge | 165:d1b4690b3f8b | 538 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 539 | */ |
AnnaBridge | 165:d1b4690b3f8b | 540 | #define __HAL_TSC_ENABLE_GROUP(__HANDLE__, __GX_MASK__) ((__HANDLE__)->Instance->IOGCSR |= (__GX_MASK__)) |
AnnaBridge | 165:d1b4690b3f8b | 541 | |
AnnaBridge | 165:d1b4690b3f8b | 542 | /** |
AnnaBridge | 165:d1b4690b3f8b | 543 | * @brief Disable acquisition groups. |
AnnaBridge | 165:d1b4690b3f8b | 544 | * @param __HANDLE__: TSC handle |
AnnaBridge | 165:d1b4690b3f8b | 545 | * @param __GX_MASK__: Groups mask |
AnnaBridge | 165:d1b4690b3f8b | 546 | * @retval None |
AnnaBridge | 165:d1b4690b3f8b | 547 | */ |
AnnaBridge | 165:d1b4690b3f8b | 548 | #define __HAL_TSC_DISABLE_GROUP(__HANDLE__, __GX_MASK__) ((__HANDLE__)->Instance->IOGCSR &= (uint32_t)(~(__GX_MASK__))) |
AnnaBridge | 165:d1b4690b3f8b | 549 | |
AnnaBridge | 165:d1b4690b3f8b | 550 | /** @brief Gets acquisition group status. |
AnnaBridge | 165:d1b4690b3f8b | 551 | * @param __HANDLE__: TSC Handle |
AnnaBridge | 165:d1b4690b3f8b | 552 | * @param __GX_INDEX__: Group index |
AnnaBridge | 165:d1b4690b3f8b | 553 | * @retval SET or RESET |
AnnaBridge | 165:d1b4690b3f8b | 554 | */ |
AnnaBridge | 165:d1b4690b3f8b | 555 | #define __HAL_TSC_GET_GROUP_STATUS(__HANDLE__, __GX_INDEX__) \ |
AnnaBridge | 165:d1b4690b3f8b | 556 | ((((__HANDLE__)->Instance->IOGCSR & (uint32_t)((uint32_t)1 << ((__GX_INDEX__) + (uint32_t)16))) == (uint32_t)((uint32_t)1 << ((__GX_INDEX__) + (uint32_t)16))) ? TSC_GROUP_COMPLETED : TSC_GROUP_ONGOING) |
AnnaBridge | 165:d1b4690b3f8b | 557 | |
AnnaBridge | 165:d1b4690b3f8b | 558 | /** |
AnnaBridge | 165:d1b4690b3f8b | 559 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 560 | */ |
AnnaBridge | 165:d1b4690b3f8b | 561 | |
AnnaBridge | 165:d1b4690b3f8b | 562 | /* Private macros ------------------------------------------------------------*/ |
AnnaBridge | 165:d1b4690b3f8b | 563 | |
AnnaBridge | 165:d1b4690b3f8b | 564 | /** @defgroup TSC_Private_Macros TSC Private Macros |
AnnaBridge | 165:d1b4690b3f8b | 565 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 566 | */ |
AnnaBridge | 165:d1b4690b3f8b | 567 | |
AnnaBridge | 165:d1b4690b3f8b | 568 | #define IS_TSC_CTPH(VAL) (((VAL) == TSC_CTPH_1CYCLE) || \ |
AnnaBridge | 165:d1b4690b3f8b | 569 | ((VAL) == TSC_CTPH_2CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 570 | ((VAL) == TSC_CTPH_3CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 571 | ((VAL) == TSC_CTPH_4CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 572 | ((VAL) == TSC_CTPH_5CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 573 | ((VAL) == TSC_CTPH_6CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 574 | ((VAL) == TSC_CTPH_7CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 575 | ((VAL) == TSC_CTPH_8CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 576 | ((VAL) == TSC_CTPH_9CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 577 | ((VAL) == TSC_CTPH_10CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 578 | ((VAL) == TSC_CTPH_11CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 579 | ((VAL) == TSC_CTPH_12CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 580 | ((VAL) == TSC_CTPH_13CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 581 | ((VAL) == TSC_CTPH_14CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 582 | ((VAL) == TSC_CTPH_15CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 583 | ((VAL) == TSC_CTPH_16CYCLES)) |
AnnaBridge | 165:d1b4690b3f8b | 584 | |
AnnaBridge | 165:d1b4690b3f8b | 585 | #define IS_TSC_CTPL(VAL) (((VAL) == TSC_CTPL_1CYCLE) || \ |
AnnaBridge | 165:d1b4690b3f8b | 586 | ((VAL) == TSC_CTPL_2CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 587 | ((VAL) == TSC_CTPL_3CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 588 | ((VAL) == TSC_CTPL_4CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 589 | ((VAL) == TSC_CTPL_5CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 590 | ((VAL) == TSC_CTPL_6CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 591 | ((VAL) == TSC_CTPL_7CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 592 | ((VAL) == TSC_CTPL_8CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 593 | ((VAL) == TSC_CTPL_9CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 594 | ((VAL) == TSC_CTPL_10CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 595 | ((VAL) == TSC_CTPL_11CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 596 | ((VAL) == TSC_CTPL_12CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 597 | ((VAL) == TSC_CTPL_13CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 598 | ((VAL) == TSC_CTPL_14CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 599 | ((VAL) == TSC_CTPL_15CYCLES) || \ |
AnnaBridge | 165:d1b4690b3f8b | 600 | ((VAL) == TSC_CTPL_16CYCLES)) |
AnnaBridge | 165:d1b4690b3f8b | 601 | |
AnnaBridge | 165:d1b4690b3f8b | 602 | #define IS_TSC_SS(VAL) (((VAL) == DISABLE) || ((VAL) == ENABLE)) |
AnnaBridge | 165:d1b4690b3f8b | 603 | |
AnnaBridge | 165:d1b4690b3f8b | 604 | #define IS_TSC_SSD(VAL) (((VAL) == 0) || (((VAL) > 0) && ((VAL) < 128))) |
AnnaBridge | 165:d1b4690b3f8b | 605 | |
AnnaBridge | 165:d1b4690b3f8b | 606 | #define IS_TSC_SS_PRESC(VAL) (((VAL) == TSC_SS_PRESC_DIV1) || ((VAL) == TSC_SS_PRESC_DIV2)) |
AnnaBridge | 165:d1b4690b3f8b | 607 | |
AnnaBridge | 165:d1b4690b3f8b | 608 | #define IS_TSC_PG_PRESC(VAL) (((VAL) == TSC_PG_PRESC_DIV1) || \ |
AnnaBridge | 165:d1b4690b3f8b | 609 | ((VAL) == TSC_PG_PRESC_DIV2) || \ |
AnnaBridge | 165:d1b4690b3f8b | 610 | ((VAL) == TSC_PG_PRESC_DIV4) || \ |
AnnaBridge | 165:d1b4690b3f8b | 611 | ((VAL) == TSC_PG_PRESC_DIV8) || \ |
AnnaBridge | 165:d1b4690b3f8b | 612 | ((VAL) == TSC_PG_PRESC_DIV16) || \ |
AnnaBridge | 165:d1b4690b3f8b | 613 | ((VAL) == TSC_PG_PRESC_DIV32) || \ |
AnnaBridge | 165:d1b4690b3f8b | 614 | ((VAL) == TSC_PG_PRESC_DIV64) || \ |
AnnaBridge | 165:d1b4690b3f8b | 615 | ((VAL) == TSC_PG_PRESC_DIV128)) |
AnnaBridge | 165:d1b4690b3f8b | 616 | |
AnnaBridge | 165:d1b4690b3f8b | 617 | #define IS_TSC_MCV(VAL) (((VAL) == TSC_MCV_255) || \ |
AnnaBridge | 165:d1b4690b3f8b | 618 | ((VAL) == TSC_MCV_511) || \ |
AnnaBridge | 165:d1b4690b3f8b | 619 | ((VAL) == TSC_MCV_1023) || \ |
AnnaBridge | 165:d1b4690b3f8b | 620 | ((VAL) == TSC_MCV_2047) || \ |
AnnaBridge | 165:d1b4690b3f8b | 621 | ((VAL) == TSC_MCV_4095) || \ |
AnnaBridge | 165:d1b4690b3f8b | 622 | ((VAL) == TSC_MCV_8191) || \ |
AnnaBridge | 165:d1b4690b3f8b | 623 | ((VAL) == TSC_MCV_16383)) |
AnnaBridge | 165:d1b4690b3f8b | 624 | |
AnnaBridge | 165:d1b4690b3f8b | 625 | #define IS_TSC_IODEF(VAL) (((VAL) == TSC_IODEF_OUT_PP_LOW) || ((VAL) == TSC_IODEF_IN_FLOAT)) |
AnnaBridge | 165:d1b4690b3f8b | 626 | |
AnnaBridge | 165:d1b4690b3f8b | 627 | #define IS_TSC_SYNC_POL(VAL) (((VAL) == TSC_SYNC_POLARITY_FALLING) || ((VAL) == TSC_SYNC_POLARITY_RISING)) |
AnnaBridge | 165:d1b4690b3f8b | 628 | |
AnnaBridge | 165:d1b4690b3f8b | 629 | #define IS_TSC_ACQ_MODE(VAL) (((VAL) == TSC_ACQ_MODE_NORMAL) || ((VAL) == TSC_ACQ_MODE_SYNCHRO)) |
AnnaBridge | 165:d1b4690b3f8b | 630 | |
AnnaBridge | 165:d1b4690b3f8b | 631 | #define IS_TSC_IOMODE(VAL) (((VAL) == TSC_IOMODE_UNUSED) || \ |
AnnaBridge | 165:d1b4690b3f8b | 632 | ((VAL) == TSC_IOMODE_CHANNEL) || \ |
AnnaBridge | 165:d1b4690b3f8b | 633 | ((VAL) == TSC_IOMODE_SHIELD) || \ |
AnnaBridge | 165:d1b4690b3f8b | 634 | ((VAL) == TSC_IOMODE_SAMPLING)) |
AnnaBridge | 165:d1b4690b3f8b | 635 | |
AnnaBridge | 165:d1b4690b3f8b | 636 | #define IS_TSC_MCE_IT(VAL) (((VAL) == DISABLE) || ((VAL) == ENABLE)) |
AnnaBridge | 165:d1b4690b3f8b | 637 | |
AnnaBridge | 165:d1b4690b3f8b | 638 | #define IS_TSC_GROUP_INDEX(VAL) (((VAL) == 0) || (((VAL) > 0) && ((VAL) < TSC_NB_OF_GROUPS))) |
AnnaBridge | 165:d1b4690b3f8b | 639 | |
AnnaBridge | 165:d1b4690b3f8b | 640 | /** |
AnnaBridge | 165:d1b4690b3f8b | 641 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 642 | */ |
AnnaBridge | 165:d1b4690b3f8b | 643 | |
AnnaBridge | 165:d1b4690b3f8b | 644 | /* Exported functions --------------------------------------------------------*/ |
AnnaBridge | 165:d1b4690b3f8b | 645 | /** @addtogroup TSC_Exported_Functions |
AnnaBridge | 165:d1b4690b3f8b | 646 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 647 | */ |
AnnaBridge | 165:d1b4690b3f8b | 648 | |
AnnaBridge | 165:d1b4690b3f8b | 649 | /** @addtogroup TSC_Exported_Functions_Group1 Initialization and de-initialization functions |
AnnaBridge | 165:d1b4690b3f8b | 650 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 651 | */ |
AnnaBridge | 165:d1b4690b3f8b | 652 | /* Initialization and de-initialization functions *****************************/ |
AnnaBridge | 165:d1b4690b3f8b | 653 | HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 654 | HAL_StatusTypeDef HAL_TSC_DeInit(TSC_HandleTypeDef *htsc); |
AnnaBridge | 165:d1b4690b3f8b | 655 | void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 656 | void HAL_TSC_MspDeInit(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 657 | /** |
AnnaBridge | 165:d1b4690b3f8b | 658 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 659 | */ |
AnnaBridge | 165:d1b4690b3f8b | 660 | |
AnnaBridge | 165:d1b4690b3f8b | 661 | /** @addtogroup TSC_Exported_Functions_Group2 Input and Output operation functions |
AnnaBridge | 165:d1b4690b3f8b | 662 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 663 | */ |
AnnaBridge | 165:d1b4690b3f8b | 664 | /* IO operation functions *****************************************************/ |
AnnaBridge | 165:d1b4690b3f8b | 665 | HAL_StatusTypeDef HAL_TSC_Start(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 666 | HAL_StatusTypeDef HAL_TSC_Start_IT(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 667 | HAL_StatusTypeDef HAL_TSC_Stop(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 668 | HAL_StatusTypeDef HAL_TSC_Stop_IT(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 669 | HAL_StatusTypeDef HAL_TSC_PollForAcquisition(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 670 | TSC_GroupStatusTypeDef HAL_TSC_GroupGetStatus(TSC_HandleTypeDef* htsc, uint32_t gx_index); |
AnnaBridge | 165:d1b4690b3f8b | 671 | uint32_t HAL_TSC_GroupGetValue(TSC_HandleTypeDef* htsc, uint32_t gx_index); |
AnnaBridge | 165:d1b4690b3f8b | 672 | /** |
AnnaBridge | 165:d1b4690b3f8b | 673 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 674 | */ |
AnnaBridge | 165:d1b4690b3f8b | 675 | |
AnnaBridge | 165:d1b4690b3f8b | 676 | /** @addtogroup TSC_Exported_Functions_Group3 Peripheral Control functions |
AnnaBridge | 165:d1b4690b3f8b | 677 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 678 | */ |
AnnaBridge | 165:d1b4690b3f8b | 679 | /* Peripheral Control functions ***********************************************/ |
AnnaBridge | 165:d1b4690b3f8b | 680 | HAL_StatusTypeDef HAL_TSC_IOConfig(TSC_HandleTypeDef* htsc, TSC_IOConfigTypeDef* config); |
AnnaBridge | 165:d1b4690b3f8b | 681 | HAL_StatusTypeDef HAL_TSC_IODischarge(TSC_HandleTypeDef* htsc, uint32_t choice); |
AnnaBridge | 165:d1b4690b3f8b | 682 | /** |
AnnaBridge | 165:d1b4690b3f8b | 683 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 684 | */ |
AnnaBridge | 165:d1b4690b3f8b | 685 | |
AnnaBridge | 165:d1b4690b3f8b | 686 | /** @addtogroup TSC_Exported_Functions_Group4 Peripheral State and Errors functions |
AnnaBridge | 165:d1b4690b3f8b | 687 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 688 | */ |
AnnaBridge | 165:d1b4690b3f8b | 689 | /* Peripheral State and Error functions ***************************************/ |
AnnaBridge | 165:d1b4690b3f8b | 690 | HAL_TSC_StateTypeDef HAL_TSC_GetState(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 691 | /** |
AnnaBridge | 165:d1b4690b3f8b | 692 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 693 | */ |
AnnaBridge | 165:d1b4690b3f8b | 694 | |
AnnaBridge | 165:d1b4690b3f8b | 695 | /** @addtogroup TSC_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks |
AnnaBridge | 165:d1b4690b3f8b | 696 | * @{ |
AnnaBridge | 165:d1b4690b3f8b | 697 | */ |
AnnaBridge | 165:d1b4690b3f8b | 698 | /******* TSC IRQHandler and Callbacks used in Interrupt mode */ |
AnnaBridge | 165:d1b4690b3f8b | 699 | void HAL_TSC_IRQHandler(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 700 | void HAL_TSC_ConvCpltCallback(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 701 | void HAL_TSC_ErrorCallback(TSC_HandleTypeDef* htsc); |
AnnaBridge | 165:d1b4690b3f8b | 702 | /** |
AnnaBridge | 165:d1b4690b3f8b | 703 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 704 | */ |
AnnaBridge | 165:d1b4690b3f8b | 705 | |
AnnaBridge | 165:d1b4690b3f8b | 706 | /** |
AnnaBridge | 165:d1b4690b3f8b | 707 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 708 | */ |
AnnaBridge | 165:d1b4690b3f8b | 709 | |
AnnaBridge | 165:d1b4690b3f8b | 710 | /** |
AnnaBridge | 165:d1b4690b3f8b | 711 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 712 | */ |
AnnaBridge | 165:d1b4690b3f8b | 713 | |
AnnaBridge | 165:d1b4690b3f8b | 714 | /** |
AnnaBridge | 165:d1b4690b3f8b | 715 | * @} |
AnnaBridge | 165:d1b4690b3f8b | 716 | */ |
AnnaBridge | 165:d1b4690b3f8b | 717 | |
AnnaBridge | 165:d1b4690b3f8b | 718 | #ifdef __cplusplus |
AnnaBridge | 165:d1b4690b3f8b | 719 | } |
AnnaBridge | 165:d1b4690b3f8b | 720 | #endif |
AnnaBridge | 165:d1b4690b3f8b | 721 | |
AnnaBridge | 165:d1b4690b3f8b | 722 | #endif /* __STM32L4xx_HAL_TSC_H */ |
AnnaBridge | 165:d1b4690b3f8b | 723 | |
AnnaBridge | 165:d1b4690b3f8b | 724 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |