CMSIS DSP library

Dependents:   performance_timer Surfboard_ gps2rtty Capstone ... more

Legacy Warning

This is an mbed 2 library. To learn more about mbed OS 5, visit the docs.

Committer:
mbed_official
Date:
Fri Nov 20 08:45:18 2015 +0000
Revision:
5:3762170b6d4d
Parent:
3:7a284390b0ce
Synchronized with git revision 2eb940b9a73af188d3004a2575fdfbb05febe62b

Full URL: https://github.com/mbedmicro/mbed/commit/2eb940b9a73af188d3004a2575fdfbb05febe62b/

Added option to build rpc library. closes #1426

Who changed what in which revision?

UserRevisionLine numberNew contents of line
emilmont 1:fdd22bb7aa52 1 /* ----------------------------------------------------------------------
mbed_official 5:3762170b6d4d 2 * Copyright (C) 2010-2014 ARM Limited. All rights reserved.
emilmont 1:fdd22bb7aa52 3 *
mbed_official 5:3762170b6d4d 4 * $Date: 19. March 2015
mbed_official 5:3762170b6d4d 5 * $Revision: V.1.4.5
emilmont 1:fdd22bb7aa52 6 *
emilmont 2:da51fb522205 7 * Project: CMSIS DSP Library
emilmont 2:da51fb522205 8 * Title: arm_cmplx_mult_real_f32.c
emilmont 1:fdd22bb7aa52 9 *
emilmont 2:da51fb522205 10 * Description: Floating-point complex by real multiplication
emilmont 1:fdd22bb7aa52 11 *
emilmont 1:fdd22bb7aa52 12 * Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
emilmont 1:fdd22bb7aa52 13 *
mbed_official 3:7a284390b0ce 14 * Redistribution and use in source and binary forms, with or without
mbed_official 3:7a284390b0ce 15 * modification, are permitted provided that the following conditions
mbed_official 3:7a284390b0ce 16 * are met:
mbed_official 3:7a284390b0ce 17 * - Redistributions of source code must retain the above copyright
mbed_official 3:7a284390b0ce 18 * notice, this list of conditions and the following disclaimer.
mbed_official 3:7a284390b0ce 19 * - Redistributions in binary form must reproduce the above copyright
mbed_official 3:7a284390b0ce 20 * notice, this list of conditions and the following disclaimer in
mbed_official 3:7a284390b0ce 21 * the documentation and/or other materials provided with the
mbed_official 3:7a284390b0ce 22 * distribution.
mbed_official 3:7a284390b0ce 23 * - Neither the name of ARM LIMITED nor the names of its contributors
mbed_official 3:7a284390b0ce 24 * may be used to endorse or promote products derived from this
mbed_official 3:7a284390b0ce 25 * software without specific prior written permission.
mbed_official 3:7a284390b0ce 26 *
mbed_official 3:7a284390b0ce 27 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
mbed_official 3:7a284390b0ce 28 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
mbed_official 3:7a284390b0ce 29 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
mbed_official 3:7a284390b0ce 30 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
mbed_official 3:7a284390b0ce 31 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
mbed_official 3:7a284390b0ce 32 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
mbed_official 3:7a284390b0ce 33 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
mbed_official 3:7a284390b0ce 34 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
mbed_official 3:7a284390b0ce 35 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
mbed_official 3:7a284390b0ce 36 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
mbed_official 3:7a284390b0ce 37 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
mbed_official 3:7a284390b0ce 38 * POSSIBILITY OF SUCH DAMAGE.
emilmont 1:fdd22bb7aa52 39 * -------------------------------------------------------------------- */
emilmont 1:fdd22bb7aa52 40
emilmont 1:fdd22bb7aa52 41 #include "arm_math.h"
emilmont 1:fdd22bb7aa52 42
emilmont 1:fdd22bb7aa52 43 /**
emilmont 1:fdd22bb7aa52 44 * @ingroup groupCmplxMath
emilmont 1:fdd22bb7aa52 45 */
emilmont 1:fdd22bb7aa52 46
emilmont 1:fdd22bb7aa52 47 /**
emilmont 1:fdd22bb7aa52 48 * @defgroup CmplxByRealMult Complex-by-Real Multiplication
emilmont 1:fdd22bb7aa52 49 *
emilmont 1:fdd22bb7aa52 50 * Multiplies a complex vector by a real vector and generates a complex result.
emilmont 1:fdd22bb7aa52 51 * The data in the complex arrays is stored in an interleaved fashion
emilmont 1:fdd22bb7aa52 52 * (real, imag, real, imag, ...).
emilmont 1:fdd22bb7aa52 53 * The parameter <code>numSamples</code> represents the number of complex
emilmont 1:fdd22bb7aa52 54 * samples processed. The complex arrays have a total of <code>2*numSamples</code>
emilmont 1:fdd22bb7aa52 55 * real values while the real array has a total of <code>numSamples</code>
emilmont 1:fdd22bb7aa52 56 * real values.
emilmont 1:fdd22bb7aa52 57 *
emilmont 1:fdd22bb7aa52 58 * The underlying algorithm is used:
emilmont 1:fdd22bb7aa52 59 *
emilmont 1:fdd22bb7aa52 60 * <pre>
emilmont 1:fdd22bb7aa52 61 * for(n=0; n<numSamples; n++) {
emilmont 1:fdd22bb7aa52 62 * pCmplxDst[(2*n)+0] = pSrcCmplx[(2*n)+0] * pSrcReal[n];
emilmont 1:fdd22bb7aa52 63 * pCmplxDst[(2*n)+1] = pSrcCmplx[(2*n)+1] * pSrcReal[n];
emilmont 1:fdd22bb7aa52 64 * }
emilmont 1:fdd22bb7aa52 65 * </pre>
emilmont 1:fdd22bb7aa52 66 *
emilmont 1:fdd22bb7aa52 67 * There are separate functions for floating-point, Q15, and Q31 data types.
emilmont 1:fdd22bb7aa52 68 */
emilmont 1:fdd22bb7aa52 69
emilmont 1:fdd22bb7aa52 70 /**
emilmont 1:fdd22bb7aa52 71 * @addtogroup CmplxByRealMult
emilmont 1:fdd22bb7aa52 72 * @{
emilmont 1:fdd22bb7aa52 73 */
emilmont 1:fdd22bb7aa52 74
emilmont 1:fdd22bb7aa52 75
emilmont 1:fdd22bb7aa52 76 /**
emilmont 1:fdd22bb7aa52 77 * @brief Floating-point complex-by-real multiplication
emilmont 1:fdd22bb7aa52 78 * @param[in] *pSrcCmplx points to the complex input vector
emilmont 1:fdd22bb7aa52 79 * @param[in] *pSrcReal points to the real input vector
emilmont 1:fdd22bb7aa52 80 * @param[out] *pCmplxDst points to the complex output vector
emilmont 1:fdd22bb7aa52 81 * @param[in] numSamples number of samples in each vector
emilmont 1:fdd22bb7aa52 82 * @return none.
emilmont 1:fdd22bb7aa52 83 */
emilmont 1:fdd22bb7aa52 84
emilmont 1:fdd22bb7aa52 85 void arm_cmplx_mult_real_f32(
emilmont 1:fdd22bb7aa52 86 float32_t * pSrcCmplx,
emilmont 1:fdd22bb7aa52 87 float32_t * pSrcReal,
emilmont 1:fdd22bb7aa52 88 float32_t * pCmplxDst,
emilmont 1:fdd22bb7aa52 89 uint32_t numSamples)
emilmont 1:fdd22bb7aa52 90 {
emilmont 1:fdd22bb7aa52 91 float32_t in; /* Temporary variable to store input value */
emilmont 1:fdd22bb7aa52 92 uint32_t blkCnt; /* loop counters */
emilmont 1:fdd22bb7aa52 93
mbed_official 3:7a284390b0ce 94 #ifndef ARM_MATH_CM0_FAMILY
emilmont 1:fdd22bb7aa52 95
emilmont 1:fdd22bb7aa52 96 /* Run the below code for Cortex-M4 and Cortex-M3 */
emilmont 1:fdd22bb7aa52 97 float32_t inA1, inA2, inA3, inA4; /* Temporary variables to hold input data */
emilmont 1:fdd22bb7aa52 98 float32_t inA5, inA6, inA7, inA8; /* Temporary variables to hold input data */
emilmont 1:fdd22bb7aa52 99 float32_t inB1, inB2, inB3, inB4; /* Temporary variables to hold input data */
emilmont 1:fdd22bb7aa52 100 float32_t out1, out2, out3, out4; /* Temporary variables to hold output data */
emilmont 1:fdd22bb7aa52 101 float32_t out5, out6, out7, out8; /* Temporary variables to hold output data */
emilmont 1:fdd22bb7aa52 102
emilmont 1:fdd22bb7aa52 103 /* loop Unrolling */
emilmont 1:fdd22bb7aa52 104 blkCnt = numSamples >> 2u;
emilmont 1:fdd22bb7aa52 105
emilmont 1:fdd22bb7aa52 106 /* First part of the processing with loop unrolling. Compute 4 outputs at a time.
emilmont 1:fdd22bb7aa52 107 ** a second loop below computes the remaining 1 to 3 samples. */
emilmont 1:fdd22bb7aa52 108 while(blkCnt > 0u)
emilmont 1:fdd22bb7aa52 109 {
emilmont 1:fdd22bb7aa52 110 /* C[2 * i] = A[2 * i] * B[i]. */
emilmont 1:fdd22bb7aa52 111 /* C[2 * i + 1] = A[2 * i + 1] * B[i]. */
emilmont 1:fdd22bb7aa52 112 /* read input from complex input buffer */
emilmont 1:fdd22bb7aa52 113 inA1 = pSrcCmplx[0];
emilmont 1:fdd22bb7aa52 114 inA2 = pSrcCmplx[1];
emilmont 1:fdd22bb7aa52 115 /* read input from real input buffer */
emilmont 1:fdd22bb7aa52 116 inB1 = pSrcReal[0];
emilmont 1:fdd22bb7aa52 117
emilmont 1:fdd22bb7aa52 118 /* read input from complex input buffer */
emilmont 1:fdd22bb7aa52 119 inA3 = pSrcCmplx[2];
emilmont 1:fdd22bb7aa52 120
emilmont 1:fdd22bb7aa52 121 /* multiply complex buffer real input with real buffer input */
emilmont 1:fdd22bb7aa52 122 out1 = inA1 * inB1;
emilmont 1:fdd22bb7aa52 123
emilmont 1:fdd22bb7aa52 124 /* read input from complex input buffer */
emilmont 1:fdd22bb7aa52 125 inA4 = pSrcCmplx[3];
emilmont 1:fdd22bb7aa52 126
emilmont 1:fdd22bb7aa52 127 /* multiply complex buffer imaginary input with real buffer input */
emilmont 1:fdd22bb7aa52 128 out2 = inA2 * inB1;
emilmont 1:fdd22bb7aa52 129
emilmont 1:fdd22bb7aa52 130 /* read input from real input buffer */
emilmont 1:fdd22bb7aa52 131 inB2 = pSrcReal[1];
emilmont 1:fdd22bb7aa52 132 /* read input from complex input buffer */
emilmont 1:fdd22bb7aa52 133 inA5 = pSrcCmplx[4];
emilmont 1:fdd22bb7aa52 134
emilmont 1:fdd22bb7aa52 135 /* multiply complex buffer real input with real buffer input */
emilmont 1:fdd22bb7aa52 136 out3 = inA3 * inB2;
emilmont 1:fdd22bb7aa52 137
emilmont 1:fdd22bb7aa52 138 /* read input from complex input buffer */
emilmont 1:fdd22bb7aa52 139 inA6 = pSrcCmplx[5];
emilmont 1:fdd22bb7aa52 140 /* read input from real input buffer */
emilmont 1:fdd22bb7aa52 141 inB3 = pSrcReal[2];
emilmont 1:fdd22bb7aa52 142
emilmont 1:fdd22bb7aa52 143 /* multiply complex buffer imaginary input with real buffer input */
emilmont 1:fdd22bb7aa52 144 out4 = inA4 * inB2;
emilmont 1:fdd22bb7aa52 145
emilmont 1:fdd22bb7aa52 146 /* read input from complex input buffer */
emilmont 1:fdd22bb7aa52 147 inA7 = pSrcCmplx[6];
emilmont 1:fdd22bb7aa52 148
emilmont 1:fdd22bb7aa52 149 /* multiply complex buffer real input with real buffer input */
emilmont 1:fdd22bb7aa52 150 out5 = inA5 * inB3;
emilmont 1:fdd22bb7aa52 151
emilmont 1:fdd22bb7aa52 152 /* read input from complex input buffer */
emilmont 1:fdd22bb7aa52 153 inA8 = pSrcCmplx[7];
emilmont 1:fdd22bb7aa52 154
emilmont 1:fdd22bb7aa52 155 /* multiply complex buffer imaginary input with real buffer input */
emilmont 1:fdd22bb7aa52 156 out6 = inA6 * inB3;
emilmont 1:fdd22bb7aa52 157
emilmont 1:fdd22bb7aa52 158 /* read input from real input buffer */
emilmont 1:fdd22bb7aa52 159 inB4 = pSrcReal[3];
emilmont 1:fdd22bb7aa52 160
emilmont 1:fdd22bb7aa52 161 /* store result to destination bufer */
emilmont 1:fdd22bb7aa52 162 pCmplxDst[0] = out1;
emilmont 1:fdd22bb7aa52 163
emilmont 1:fdd22bb7aa52 164 /* multiply complex buffer real input with real buffer input */
emilmont 1:fdd22bb7aa52 165 out7 = inA7 * inB4;
emilmont 1:fdd22bb7aa52 166
emilmont 1:fdd22bb7aa52 167 /* store result to destination bufer */
emilmont 1:fdd22bb7aa52 168 pCmplxDst[1] = out2;
emilmont 1:fdd22bb7aa52 169
emilmont 1:fdd22bb7aa52 170 /* multiply complex buffer imaginary input with real buffer input */
emilmont 1:fdd22bb7aa52 171 out8 = inA8 * inB4;
emilmont 1:fdd22bb7aa52 172
emilmont 1:fdd22bb7aa52 173 /* store result to destination bufer */
emilmont 1:fdd22bb7aa52 174 pCmplxDst[2] = out3;
emilmont 1:fdd22bb7aa52 175 pCmplxDst[3] = out4;
emilmont 1:fdd22bb7aa52 176 pCmplxDst[4] = out5;
emilmont 1:fdd22bb7aa52 177
emilmont 1:fdd22bb7aa52 178 /* incremnet complex input buffer by 8 to process next samples */
emilmont 1:fdd22bb7aa52 179 pSrcCmplx += 8u;
emilmont 1:fdd22bb7aa52 180
emilmont 1:fdd22bb7aa52 181 /* store result to destination bufer */
emilmont 1:fdd22bb7aa52 182 pCmplxDst[5] = out6;
emilmont 1:fdd22bb7aa52 183
emilmont 1:fdd22bb7aa52 184 /* increment real input buffer by 4 to process next samples */
emilmont 1:fdd22bb7aa52 185 pSrcReal += 4u;
emilmont 1:fdd22bb7aa52 186
emilmont 1:fdd22bb7aa52 187 /* store result to destination bufer */
emilmont 1:fdd22bb7aa52 188 pCmplxDst[6] = out7;
emilmont 1:fdd22bb7aa52 189 pCmplxDst[7] = out8;
emilmont 1:fdd22bb7aa52 190
emilmont 1:fdd22bb7aa52 191 /* increment destination buffer by 8 to process next sampels */
emilmont 1:fdd22bb7aa52 192 pCmplxDst += 8u;
emilmont 1:fdd22bb7aa52 193
emilmont 1:fdd22bb7aa52 194 /* Decrement the numSamples loop counter */
emilmont 1:fdd22bb7aa52 195 blkCnt--;
emilmont 1:fdd22bb7aa52 196 }
emilmont 1:fdd22bb7aa52 197
emilmont 1:fdd22bb7aa52 198 /* If the numSamples is not a multiple of 4, compute any remaining output samples here.
emilmont 1:fdd22bb7aa52 199 ** No loop unrolling is used. */
emilmont 1:fdd22bb7aa52 200 blkCnt = numSamples % 0x4u;
emilmont 1:fdd22bb7aa52 201
emilmont 1:fdd22bb7aa52 202 #else
emilmont 1:fdd22bb7aa52 203
emilmont 1:fdd22bb7aa52 204 /* Run the below code for Cortex-M0 */
emilmont 1:fdd22bb7aa52 205 blkCnt = numSamples;
emilmont 1:fdd22bb7aa52 206
mbed_official 3:7a284390b0ce 207 #endif /* #ifndef ARM_MATH_CM0_FAMILY */
emilmont 1:fdd22bb7aa52 208
emilmont 1:fdd22bb7aa52 209 while(blkCnt > 0u)
emilmont 1:fdd22bb7aa52 210 {
emilmont 1:fdd22bb7aa52 211 /* C[2 * i] = A[2 * i] * B[i]. */
emilmont 1:fdd22bb7aa52 212 /* C[2 * i + 1] = A[2 * i + 1] * B[i]. */
emilmont 1:fdd22bb7aa52 213 in = *pSrcReal++;
emilmont 1:fdd22bb7aa52 214 /* store the result in the destination buffer. */
emilmont 1:fdd22bb7aa52 215 *pCmplxDst++ = (*pSrcCmplx++) * (in);
emilmont 1:fdd22bb7aa52 216 *pCmplxDst++ = (*pSrcCmplx++) * (in);
emilmont 1:fdd22bb7aa52 217
emilmont 1:fdd22bb7aa52 218 /* Decrement the numSamples loop counter */
emilmont 1:fdd22bb7aa52 219 blkCnt--;
emilmont 1:fdd22bb7aa52 220 }
emilmont 1:fdd22bb7aa52 221 }
emilmont 1:fdd22bb7aa52 222
emilmont 1:fdd22bb7aa52 223 /**
emilmont 1:fdd22bb7aa52 224 * @} end of CmplxByRealMult group
emilmont 1:fdd22bb7aa52 225 */