The official mbed C/C SDK provides the software platform and libraries to build your applications.
Fork of mbed by
(01.May.2014) started sales! http://www.switch-science.com/catalog/1717/
(13.March.2014) updated to 0.5.0
This is a pin conversion PCB from mbed 1768/11U24 to arduino UNO.
- So if you have both mbed and arduino shields, I guess you would be happy with such a conversion board :)
Photos
- Board photo vvv
- Schematic photo vvv
- Functionality photo vvv
Latest eagle files
PCB >> /media/uploads/k4zuki/mbedshield050.brd
SCH >> /media/uploads/k4zuki/mbedshield050.sch
BIG changes from previous version
- Ethernet RJ45 connector is removed.
- http://mbed.org/components/Seeed-Ethernet-Shield-V20/ is the biggest hint to use Ethernet!
MostALL of components can be bought at Akizuki http://akizukidenshi.com/- But sorry, they do not send parts to abroad
- Pinout is changed!
| arduino | 0.4.0 | 0.5.0 |
|---|---|---|
| D4 | p12 | p21 |
| D5 | p11 | p22 |
| MOSI_ | none | p11 |
| MISO_ | none | p12 |
| SCK_ | none | p13 |
This design has bug(s)
- I2C functional pin differs between 1768 and 11U24.
Fixed bugs here
- MiniUSB cable cannot be connected on mbed if you solder high-height electrolytic capacitor on C3.
- http://akizukidenshi.com/catalog/g/gP-05002/ is the solution to make this 100% AKIZUKI parts!
- the 6-pin ISP port is not inprimented in version 0.4.0
it will be fixed in later version 0.4.1/0.4.2/0.5.0This has beenfixed
I am doing some porting to use existing arduino shields but it may faster if you do it by yourself...
you can use arduino PinName "A0-A5,D0-D13" plus backside SPI port for easier porting.
To do this you have to edit PinName enum in
- "mbed/TARGET_LPC1768/PinNames.h" or
- "mbed/TARGET_LPC11U24/PinNames.h" as per your target mbed.
here is the actual list: This list includes define switch to switch pin assignment
part_of_PinNames.h
USBTX = P0_2,
USBRX = P0_3,
//from here mbeDshield mod
D0=p27,
D1=p28,
D2=p14,
D3=p13,
#ifdef MBEDSHIELD_050
MOSI_=p11,
MISO_=p12,
SCK_=p13,
D4=p21,
D5=p22,
#else
D4=p12,
D5=p11,
#endif
D6=p23,
D7=p24,
D8=p25,
D9=p26,
D10=p8,
D11=p5,
D12=p6,
D13=p7,
A0=p15,
A1=p16,
A2=p17,
A3=p18,
A4=p19,
A5=p20,
SDA=p9,
SCL=p10,
//mbeDshield mod ends here
// Not connected
NC = (int)0xFFFFFFFF
Revision 57:0480438fc29c, committed 2013-01-18
- Comitter:
- emilmont
- Date:
- Fri Jan 18 10:30:14 2013 +0000
- Parent:
- 56:3753e96f3c8b
- Child:
- 58:0954ebd79f59
- Commit message:
- Add semihosting support for IAR toolchain
Improve IAR stdio retargeting
Changed in this revision
Binary file LPC1768/IAR/cmsis_nvic.o has changed
Binary file LPC1768/IAR/core_cm3.o has changed
Binary file LPC1768/IAR/mbed.a has changed
Binary file LPC1768/IAR/system_LPC17xx.o has changed
--- a/LPC1768/device.h Wed Jan 16 14:27:32 2013 +0000 +++ b/LPC1768/device.h Fri Jan 18 10:30:14 2013 +0000 @@ -47,15 +47,8 @@ #define DEVICE_PWMOUT 1 -#if defined (__ICCARM__) -#define DEVICE_SEMIHOST 0 -#else #define DEVICE_SEMIHOST 1 -#endif - -#if DEVICE_SEMIHOST #define DEVICE_LOCALFILESYSTEM 1 -#endif #define DEVICE_SLEEP 1
--- a/semihost_api.h Wed Jan 16 14:27:32 2013 +0000
+++ b/semihost_api.h Fri Jan 18 10:30:14 2013 +0000
@@ -30,17 +30,15 @@
#endif
#if DEVICE_SEMIHOST
-/* __semihost intrinsic
- This intrinsic inserts an SVC or BKPT instruction into the instruction stream
- generated by the compiler. It enables you to make semihosting calls from C or
- C++ that are independent of the target architecture.
- */
+
#ifndef __CC_ARM
-/* Semihost implementation taken from eLua (MIT license):
- * git://github.com/elua/elua.git/src/semifs.c
- */
-/* SWI numbers for RDI (Angel) monitors */
+#if defined(__ICCARM__)
+inline int __semihost(int reason, const void *arg) {
+ return __semihosting(reason, (void*)arg);
+}
+#else
+
#ifdef __thumb__
# define AngelSWI 0xAB
# define AngelSWIInsn "bkpt"
@@ -53,20 +51,20 @@
inline int __semihost(int reason, const void *arg) {
int value;
- asm volatile ("mov r0, %1; mov r1, %2; " AngelSWIInsn " %a3; mov %0, r0"
- : "=r" (value) /* Outputs */
- : "r" (reason), "r" (arg), "i" (AngelSWI) /* Inputs */
- : "r0", "r1", "r2", "r3", "ip", "lr", "memory", "cc"
- /* Clobbers r0 and r1, and lr if in supervisor mode */);
- /* Accordingly to page 13-77 of ARM DUI 0040D other registers
- can also be clobbered. Some memory positions may also be
- changed by a system call, so they should not be kept in
- registers. Note: we are assuming the manual is right and
- Angel is respecting the APCS. */
-
+
+ asm volatile (
+ "mov r0, %1" "\n\t"
+ "mov r1, %2" "\n\t"
+ AngelSWIInsn " %a3" "\n\t"
+ "mov %0, r0"
+ : "=r" (value) /* output operands */
+ : "r" (reason), "r" (arg), "i" (AngelSWI) /* input operands */
+ : "r0", "r1", "r2", "r3", "ip", "lr", "memory", "cc" /* list of clobbered registers */
+ );
+
return value;
}
-
+#endif
#endif
#if DEVICE_LOCALFILESYSTEM
