3.5" inch TFT LCD Display Module 480X320 driven with FSMC.

TFT LCD Display Module 480X320 driven with FSMC

I have recently bought a 3.5" inch TFT LCD Touch Screen Display Module 480X320 with a www.mcufriend.com label on the back side. The display was equipped with an 8bit parallel interface. First I decided to test it with the UniGraphic library using the BUS_8 protocol. The display was very slow but improved when I switched to the PAR_8 protocol. Because I heard about the possibility to use a Flexible Static Memory Controller (FSMC), built into some STM MCU's, to drive LCD's (read/write to LCD's memory rather than to an external SRAM) I thought it would be a fun to try it out.

https://os.mbed.com/media/uploads/hudakz/lcd_3.5_tft_480x320_mcufriend_front.png

Below is the brief story of what I did:

  • Selected FSMC in the Connectivity category and configured it as below: https://os.mbed.com/media/uploads/hudakz/arch_max_fsmc_conf.png
  • Let the STM32CubeIDE generate the code (files).
  • Created a new program for the Seeed Arch Max target in the Mbed Online Compiler by selecting a mbed os blinky template.
  • Replaced the main.cpp with the main.c content of the STM32CubeIDE project.
  • Copy & Pasted the other files with codes from the STM32CubeIDE project to the online compiler project.
  • Renamed and modified:
    "stm32f4xx_it.h" to "stm32f4xx_it_msp.h"
    "stm32f4xx_it.c" to "stm32f4xx_it_msp.c"
  • Added the UniGraphic library to the online compiler project.
  • Extended the UniGraphic library with a FSMC_8 protocol and replaced the TFT::set_orientation(int orient) function with the one used by mcufriend for arduino.
  • Modified the main.cpp as needed.
https://os.mbed.com/media/uploads/hudakz/stm32f407vet6_st-link03.pnghttps://os.mbed.com/media/uploads/hudakz/lcd_3.5_tft_480x320_mcufriend_back.png


Wiring

STM32F407VETFT LCD module
+3.3V3V3
GNDGND
PB_12LCD_RST
GNDLCD_CS
PD_13 (RS)LCD_RS
PD_5 (WR)LCD_WR
PD_4 (RD)LCD_RD
PD_14 (DB00)LCD_D0
PD_15 (DB01)LCD_D1
PD_0 (DB02)LCD_D2
PD_1 (DB03)LCD_D3
PE_7 (DB04)LCD_D4
PE_8 (DB05)LCD_D5
PE_9 (DB06)LCD_D6
PE_10 (DB07)LCD_D7



Results
Execution times
Used protocolBUS_8FSMC_8
Operation \ Timemsms
Clear2283.98038.454
Plot192.06611.365
8bit BMP63.80541.338
Large Font163.8727.895
Sparce pixels2072.265/1458.05174.107/52.168
16bit BMP2288.58959.904
Revision:
0:fa952828e34c
diff -r 000000000000 -r fa952828e34c UniGraphic/Inits/S6D04D1.cpp
--- /dev/null	Thu Jan 01 00:00:00 1970 +0000
+++ b/UniGraphic/Inits/S6D04D1.cpp	Sun May 10 10:44:31 2020 +0000
@@ -0,0 +1,260 @@
+ /* mbed UniGraphic library - Device specific class
+ * Copyright (c) 2015 Giuliano Dianda
+ * Released under the MIT License: http://mbed.org/license/mit
+ */
+#include "Protocols.h"
+#include "S6D04D1.h"
+
+//////////////////////////////////////////////////////////////////////////////////
+// display settings ///////////////////////////////////////////////////////
+/////////////////////////////////////////////////////////////////////////
+
+// put in constructor
+//#define LCDSIZE_X       240 // display X pixels, TFTs are usually portrait view
+//#define LCDSIZE_Y       400  // display Y pixels
+
+
+
+S6D04D1::S6D04D1(proto_t displayproto, PortName port, PinName CS, PinName reset, PinName DC, PinName WR, PinName RD, const char *name , unsigned int LCDSIZE_X, unsigned  int LCDSIZE_Y)
+    : TFT(displayproto, port, CS, reset, DC, WR, RD, LCDSIZE_X, LCDSIZE_Y, name)
+{
+    hw_reset();
+    BusEnable(true);
+    identify(); // will collect tftID, set mipistd flag
+    init();
+    auto_gram_read_format();// try to get read gram pixel format, could be 16bit or 18bit, RGB or BGR. Will set flags accordingly
+//    scrollbugfix=1; // when scrolling 1 line, the last line disappears, set to 1 to fix it, for ili9481 is set automatically in identify()
+    set_orientation(0);
+    FastWindow(true); // most but not all controllers support this, even if datasheet tells they should. Give a try
+    cls();
+    locate(0,0); 
+}
+S6D04D1::S6D04D1(proto_t displayproto, PinName* buspins, PinName CS, PinName reset, PinName DC, PinName WR, PinName RD, const char *name , unsigned int LCDSIZE_X, unsigned  int LCDSIZE_Y)
+    : TFT(displayproto, buspins, CS, reset, DC, WR, RD, LCDSIZE_X, LCDSIZE_Y, name)
+{
+    hw_reset();
+    BusEnable(true);
+    identify(); // will collect tftID, set mipistd flag
+    init();
+    auto_gram_read_format();// try to get read gram pixel format, could be 16bit or 18bit, RGB or BGR. Will set flags accordingly
+//    scrollbugfix=1; // when scrolling 1 line, the last line disappears, set to 1 to fix it, for ili9481 is set automatically in identify()
+    set_orientation(0);
+    FastWindow(true); // most but not all controllers support this, even if datasheet tells they should. Give a try
+    cls();
+    locate(0,0); 
+}
+S6D04D1::S6D04D1(proto_t displayproto, int Hz, PinName mosi, PinName miso, PinName sclk, PinName CS, PinName reset, PinName DC, const char *name , unsigned int LCDSIZE_X , unsigned  int LCDSIZE_Y )
+    : TFT(displayproto, Hz, mosi, miso, sclk, CS, reset, DC, LCDSIZE_X, LCDSIZE_Y, name)
+{
+    hw_reset(); //TFT class forwards to Protocol class
+    BusEnable(true); //TFT class forwards to Protocol class
+    identify(); // will collect tftID and set mipistd flag
+    init(); // per display custom init cmd sequence, implemented here
+    auto_gram_read_format();// try to get read gram pixel format, could be 16bit or 18bit, RGB or BGR. Will set flags accordingly
+ //   scrollbugfix=1; // when scrolling 1 line, the last line disappears, set to 1 to fix it, for ili9481 is set automatically in identify()
+    set_orientation(0); //TFT class does for MIPI standard and some ILIxxx
+    FastWindow(true); // most but not all controllers support this, even if datasheet tells they should. Give a try
+    cls();
+    locate(0,0); 
+}
+// reset and init the lcd controller
+void S6D04D1::init()
+{
+    /**********************************************
+        TFT1P CODE Initialization of Truly 
+       
+     ************************************************        
+         Panel:3.0 240400 
+         Driver IC:S6D04D1X21-BAF8
+     
+     ************************************************/
+wr_cmd8(0xE0); 
+wr_data8(0x01); 
+
+wr_cmd8(0x11); 
+wait_ms(150); 
+
+wr_cmd8(0xF3); 
+wr_data8(0x01); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x0C);//Do not set any higher VCI1 level than VCI -0.15V. 0C 0A 
+wr_data8(0x03);//VGH和VGL 01 02VGH=6VCI1,VGL=-4VCI1. 
+wr_data8(0x75); 
+wr_data8(0x75); 
+wr_data8(0x30); 
+
+wr_cmd8(0xF4); 
+wr_data8(0x4C); 
+wr_data8(0x4C); 
+wr_data8(0x44); 
+wr_data8(0x44); 
+wr_data8(0x22); 
+
+wr_cmd8(0xF5); 
+wr_data8(0x10); 
+wr_data8(0x22); 
+wr_data8(0x05); 
+wr_data8(0xF0); 
+wr_data8(0x70); 
+wr_data8(0x1F); 
+wait_ms(30); 
+
+wr_cmd8(0xF3); 
+wr_data8(0x03); 
+wait_ms(30); 
+wr_cmd8(0xF3); 
+wr_data8(0x07); 
+wait_ms(30); 
+wr_cmd8(0xF3); 
+wr_data8(0x0F); 
+wait_ms(30); 
+wr_cmd8(0xF3); 
+wr_data8(0x1F); 
+wait_ms(30); 
+wr_cmd8(0xF3); 
+wr_data8(0x7F); 
+wait_ms(30); 
+
+
+wr_cmd8(0xF7); 
+wr_data8(0x80); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x05); 
+wr_data8(0x0D); 
+wr_data8(0x1F); 
+wr_data8(0x26); 
+wr_data8(0x2D); 
+wr_data8(0x14); 
+wr_data8(0x15); 
+wr_data8(0x26); 
+wr_data8(0x20); 
+wr_data8(0x01); 
+wr_data8(0x22); 
+wr_data8(0x22); 
+
+wr_cmd8(0xF8); 
+wr_data8(0x80); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x07); 
+wr_data8(0x1E); 
+wr_data8(0x2A); 
+wr_data8(0x32); 
+wr_data8(0x10); 
+wr_data8(0x16); 
+wr_data8(0x36); 
+wr_data8(0x3C); 
+wr_data8(0x3B); 
+wr_data8(0x22); 
+wr_data8(0x22); 
+
+wr_cmd8(0xF9); 
+wr_data8(0x80); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x05); 
+wr_data8(0x0D); 
+wr_data8(0x1F); 
+wr_data8(0x26); 
+wr_data8(0x2D); 
+wr_data8(0x14); 
+wr_data8(0x15); 
+wr_data8(0x26); 
+wr_data8(0x20); 
+wr_data8(0x01); 
+wr_data8(0x22); 
+wr_data8(0x22); 
+
+
+wr_cmd8(0xFA); 
+wr_data8(0x80); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x07); 
+wr_data8(0x1E); 
+wr_data8(0x2A); 
+wr_data8(0x32); 
+wr_data8(0x10); 
+wr_data8(0x16); 
+wr_data8(0x36); 
+wr_data8(0x3C); 
+wr_data8(0x3B); 
+wr_data8(0x22); 
+wr_data8(0x22); 
+
+
+wr_cmd8(0xFB); 
+wr_data8(0x80); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x05); 
+wr_data8(0x0D); 
+wr_data8(0x1F); 
+wr_data8(0x26); 
+wr_data8(0x2D); 
+wr_data8(0x14); 
+wr_data8(0x15); 
+wr_data8(0x26); 
+wr_data8(0x20); 
+wr_data8(0x01); 
+wr_data8(0x22); 
+wr_data8(0x22); 
+
+wr_cmd8(0xFC); 
+wr_data8(0x80); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x07); 
+wr_data8(0x1E); 
+wr_data8(0x2A); 
+wr_data8(0x32); 
+wr_data8(0x10); 
+wr_data8(0x16); 
+wr_data8(0x36); 
+wr_data8(0x3C); 
+wr_data8(0x3B); 
+wr_data8(0x22); 
+wr_data8(0x22); 
+
+//wr_cmd8(0x35); 
+wr_cmd8(0x34); // tearing effect line off
+
+wr_cmd8(0x36); 
+wr_data8(0x48);//08 
+
+wr_cmd8(0x3A); 
+wr_data8(0x05); 
+
+wr_cmd8(0xF2); 
+wr_data8(0x17); 
+wr_data8(0x17); 
+wr_data8(0x0F); 
+wr_data8(0x08); 
+wr_data8(0x08); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+wr_data8(0x13); 
+wr_data8(0x00); 
+
+wr_cmd8(0xF6); 
+wr_data8(0x00); 
+wr_data8(0x08); 
+wr_data8(0x00); 
+wr_data8(0x00); 
+
+wr_cmd8(0xFD); 
+wr_data8(0x02); 
+wr_data8(0x01);//240*400 
+ 
+wait_ms(20); 
+wr_cmd8(0x29); // display on
+wait_ms(20); 
+    
+}