Progetto STM32 / Mbed 2 deprecated EncoderFinal

Encoder

Dependencies:   mbed

Fork of HardwareQuadratureEncoderABZ by Nigel Webb

stm32f4xx.h@1:7a96e635f7a7, 2017-04-29 (annotated)

Committer:
schille
Date:
Sat Apr 29 09:54:34 2017 +0000
Revision:
1:7a96e635f7a7
Encoder

Who changed what in which revision?

UserRevisionLine numberNew contents of line
schille 1:7a96e635f7a7 1 /**
schille 1:7a96e635f7a7 2 ******************************************************************************
schille 1:7a96e635f7a7 3 * @file stm32f4xx.h
schille 1:7a96e635f7a7 4 * @author MCD Application Team
schille 1:7a96e635f7a7 5 * @version V1.1.0
schille 1:7a96e635f7a7 6 * @date 11-January-2013
schille 1:7a96e635f7a7 7 * @brief CMSIS Cortex-M4 Device Peripheral Access Layer Header File.
schille 1:7a96e635f7a7 8 * This file contains all the peripheral register's definitions, bits
schille 1:7a96e635f7a7 9 * definitions and memory mapping for STM32F4xx devices.
schille 1:7a96e635f7a7 10 *
schille 1:7a96e635f7a7 11 * The file is the unique include file that the application programmer
schille 1:7a96e635f7a7 12 * is using in the C source code, usually in main.c. This file contains:
schille 1:7a96e635f7a7 13 * - Configuration section that allows to select:
schille 1:7a96e635f7a7 14 * - The device used in the target application
schille 1:7a96e635f7a7 15 * - To use or not the peripheral's drivers in application code(i.e.
schille 1:7a96e635f7a7 16 * code will be based on direct access to peripheral's registers
schille 1:7a96e635f7a7 17 * rather than drivers API), this option is controlled by
schille 1:7a96e635f7a7 18 * "#define USE_STDPERIPH_DRIVER"
schille 1:7a96e635f7a7 19 * - To change few application-specific parameters such as the HSE
schille 1:7a96e635f7a7 20 * crystal frequency
schille 1:7a96e635f7a7 21 * - Data structures and the address mapping for all peripherals
schille 1:7a96e635f7a7 22 * - Peripheral's registers declarations and bits definition
schille 1:7a96e635f7a7 23 * - Macros to access peripheral's registers hardware
schille 1:7a96e635f7a7 24 *
schille 1:7a96e635f7a7 25 ******************************************************************************
schille 1:7a96e635f7a7 26 * @attention
schille 1:7a96e635f7a7 27 *
schille 1:7a96e635f7a7 28 * <h2><center>&copy; COPYRIGHT 2013 STMicroelectronics</center></h2>
schille 1:7a96e635f7a7 29 *
schille 1:7a96e635f7a7 30 * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
schille 1:7a96e635f7a7 31 * You may not use this file except in compliance with the License.
schille 1:7a96e635f7a7 32 * You may obtain a copy of the License at:
schille 1:7a96e635f7a7 33 *
schille 1:7a96e635f7a7 34 * http://www.st.com/software_license_agreement_liberty_v2
schille 1:7a96e635f7a7 35 *
schille 1:7a96e635f7a7 36 * Unless required by applicable law or agreed to in writing, software
schille 1:7a96e635f7a7 37 * distributed under the License is distributed on an "AS IS" BASIS,
schille 1:7a96e635f7a7 38 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
schille 1:7a96e635f7a7 39 * See the License for the specific language governing permissions and
schille 1:7a96e635f7a7 40 * limitations under the License.
schille 1:7a96e635f7a7 41 *
schille 1:7a96e635f7a7 42 ******************************************************************************
schille 1:7a96e635f7a7 43 */
schille 1:7a96e635f7a7 44
schille 1:7a96e635f7a7 45 /** @addtogroup CMSIS
schille 1:7a96e635f7a7 46 * @{
schille 1:7a96e635f7a7 47 */
schille 1:7a96e635f7a7 48
schille 1:7a96e635f7a7 49 /** @addtogroup stm32f4xx
schille 1:7a96e635f7a7 50 * @{
schille 1:7a96e635f7a7 51 */
schille 1:7a96e635f7a7 52
schille 1:7a96e635f7a7 53 #ifndef __STM32F4xx_H
schille 1:7a96e635f7a7 54 #define __STM32F4xx_H
schille 1:7a96e635f7a7 55
schille 1:7a96e635f7a7 56 #ifdef __cplusplus
schille 1:7a96e635f7a7 57 extern "C" {
schille 1:7a96e635f7a7 58 #endif /* __cplusplus */
schille 1:7a96e635f7a7 59
schille 1:7a96e635f7a7 60 /** @addtogroup Library_configuration_section
schille 1:7a96e635f7a7 61 * @{
schille 1:7a96e635f7a7 62 */
schille 1:7a96e635f7a7 63
schille 1:7a96e635f7a7 64 /* Uncomment the line below according to the target STM32 device used in your
schille 1:7a96e635f7a7 65 application
schille 1:7a96e635f7a7 66 */
schille 1:7a96e635f7a7 67
schille 1:7a96e635f7a7 68 #if !defined (STM32F4XX) && !defined (STM32F40XX) && !defined (STM32F427X)
schille 1:7a96e635f7a7 69 #define STM32F40XX /*!< STM32F40xx/41xx Devices */
schille 1:7a96e635f7a7 70 /* #define STM32F427X */ /*!< STM32F427x/437x Devices*/
schille 1:7a96e635f7a7 71 #endif
schille 1:7a96e635f7a7 72
schille 1:7a96e635f7a7 73
schille 1:7a96e635f7a7 74 /* Tip: To avoid modifying this file each time you need to switch between these
schille 1:7a96e635f7a7 75 devices, you can define the device in your toolchain compiler preprocessor.
schille 1:7a96e635f7a7 76 */
schille 1:7a96e635f7a7 77
schille 1:7a96e635f7a7 78 #if !defined (STM32F4XX) && !defined (STM32F40XX) && !defined (STM32F427X)
schille 1:7a96e635f7a7 79 #error "Please select first the target STM32F4xx device used in your application (in stm32f4xx.h file)"
schille 1:7a96e635f7a7 80 #endif
schille 1:7a96e635f7a7 81
schille 1:7a96e635f7a7 82 #if !defined (USE_STDPERIPH_DRIVER)
schille 1:7a96e635f7a7 83 /**
schille 1:7a96e635f7a7 84 * @brief Comment the line below if you will not use the peripherals drivers.
schille 1:7a96e635f7a7 85 In this case, these drivers will not be included and the application code will
schille 1:7a96e635f7a7 86 be based on direct access to peripherals registers
schille 1:7a96e635f7a7 87 */
schille 1:7a96e635f7a7 88 /*#define USE_STDPERIPH_DRIVER */
schille 1:7a96e635f7a7 89 #endif /* USE_STDPERIPH_DRIVER */
schille 1:7a96e635f7a7 90
schille 1:7a96e635f7a7 91 /**
schille 1:7a96e635f7a7 92 * @brief In the following line adjust the value of External High Speed oscillator (HSE)
schille 1:7a96e635f7a7 93 used in your application
schille 1:7a96e635f7a7 94
schille 1:7a96e635f7a7 95 Tip: To avoid modifying this file each time you need to use different HSE, you
schille 1:7a96e635f7a7 96 can define the HSE value in your toolchain compiler preprocessor.
schille 1:7a96e635f7a7 97 */
schille 1:7a96e635f7a7 98
schille 1:7a96e635f7a7 99 #if !defined (HSE_VALUE)
schille 1:7a96e635f7a7 100 #define HSE_VALUE ((uint32_t)8000000) /*!< Value of the External oscillator in Hz */
schille 1:7a96e635f7a7 101 #endif /* HSE_VALUE */
schille 1:7a96e635f7a7 102
schille 1:7a96e635f7a7 103 /**
schille 1:7a96e635f7a7 104 * @brief In the following line adjust the External High Speed oscillator (HSE) Startup
schille 1:7a96e635f7a7 105 Timeout value
schille 1:7a96e635f7a7 106 */
schille 1:7a96e635f7a7 107 #if !defined (HSE_STARTUP_TIMEOUT)
schille 1:7a96e635f7a7 108 #define HSE_STARTUP_TIMEOUT ((uint16_t)0x0500) /*!< Time out for HSE start up */
schille 1:7a96e635f7a7 109 #endif /* HSE_STARTUP_TIMEOUT */
schille 1:7a96e635f7a7 110
schille 1:7a96e635f7a7 111 #if !defined (HSI_VALUE)
schille 1:7a96e635f7a7 112 #define HSI_VALUE ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
schille 1:7a96e635f7a7 113 #endif /* HSI_VALUE */
schille 1:7a96e635f7a7 114
schille 1:7a96e635f7a7 115 /**
schille 1:7a96e635f7a7 116 * @brief STM32F4XX Standard Peripherals Library version number V1.1.0
schille 1:7a96e635f7a7 117 */
schille 1:7a96e635f7a7 118 #define __STM32F4XX_STDPERIPH_VERSION_MAIN (0x01) /*!< [31:24] main version */
schille 1:7a96e635f7a7 119 #define __STM32F4XX_STDPERIPH_VERSION_SUB1 (0x01) /*!< [23:16] sub1 version */
schille 1:7a96e635f7a7 120 #define __STM32F4XX_STDPERIPH_VERSION_SUB2 (0x00) /*!< [15:8] sub2 version */
schille 1:7a96e635f7a7 121 #define __STM32F4XX_STDPERIPH_VERSION_RC (0x00) /*!< [7:0] release candidate */
schille 1:7a96e635f7a7 122 #define __STM32F4XX_STDPERIPH_VERSION ((__STM32F4XX_STDPERIPH_VERSION_MAIN << 24)\
schille 1:7a96e635f7a7 123 |(__STM32F4XX_STDPERIPH_VERSION_SUB1 << 16)\
schille 1:7a96e635f7a7 124 |(__STM32F4XX_STDPERIPH_VERSION_SUB2 << 8)\
schille 1:7a96e635f7a7 125 |(__STM32F4XX_STDPERIPH_VERSION_RC))
schille 1:7a96e635f7a7 126
schille 1:7a96e635f7a7 127 /**
schille 1:7a96e635f7a7 128 * @}
schille 1:7a96e635f7a7 129 */
schille 1:7a96e635f7a7 130
schille 1:7a96e635f7a7 131 /** @addtogroup Configuration_section_for_CMSIS
schille 1:7a96e635f7a7 132 * @{
schille 1:7a96e635f7a7 133 */
schille 1:7a96e635f7a7 134
schille 1:7a96e635f7a7 135 /**
schille 1:7a96e635f7a7 136 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
schille 1:7a96e635f7a7 137 */
schille 1:7a96e635f7a7 138 #define __CM4_REV 0x0001 /*!< Core revision r0p1 */
schille 1:7a96e635f7a7 139 #define __MPU_PRESENT 1 /*!< STM32F4XX provides an MPU */
schille 1:7a96e635f7a7 140 #define __NVIC_PRIO_BITS 4 /*!< STM32F4XX uses 4 Bits for the Priority Levels */
schille 1:7a96e635f7a7 141 #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
schille 1:7a96e635f7a7 142 #define __FPU_PRESENT 1 /*!< FPU present */
schille 1:7a96e635f7a7 143
schille 1:7a96e635f7a7 144 /**
schille 1:7a96e635f7a7 145 * @brief STM32F4XX Interrupt Number Definition, according to the selected device
schille 1:7a96e635f7a7 146 * in @ref Library_configuration_section
schille 1:7a96e635f7a7 147 */
schille 1:7a96e635f7a7 148 typedef enum IRQn
schille 1:7a96e635f7a7 149 {
schille 1:7a96e635f7a7 150 /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
schille 1:7a96e635f7a7 151 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
schille 1:7a96e635f7a7 152 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
schille 1:7a96e635f7a7 153 BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
schille 1:7a96e635f7a7 154 UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
schille 1:7a96e635f7a7 155 SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
schille 1:7a96e635f7a7 156 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
schille 1:7a96e635f7a7 157 PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
schille 1:7a96e635f7a7 158 SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
schille 1:7a96e635f7a7 159 /****** STM32 specific Interrupt Numbers **********************************************************************/
schille 1:7a96e635f7a7 160 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
schille 1:7a96e635f7a7 161 PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
schille 1:7a96e635f7a7 162 TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
schille 1:7a96e635f7a7 163 RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
schille 1:7a96e635f7a7 164 FLASH_IRQn = 4, /*!< FLASH global Interrupt */
schille 1:7a96e635f7a7 165 RCC_IRQn = 5, /*!< RCC global Interrupt */
schille 1:7a96e635f7a7 166 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
schille 1:7a96e635f7a7 167 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
schille 1:7a96e635f7a7 168 EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
schille 1:7a96e635f7a7 169 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
schille 1:7a96e635f7a7 170 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
schille 1:7a96e635f7a7 171 DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
schille 1:7a96e635f7a7 172 DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
schille 1:7a96e635f7a7 173 DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
schille 1:7a96e635f7a7 174 DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
schille 1:7a96e635f7a7 175 DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
schille 1:7a96e635f7a7 176 DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
schille 1:7a96e635f7a7 177 DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
schille 1:7a96e635f7a7 178 ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
schille 1:7a96e635f7a7 179 CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
schille 1:7a96e635f7a7 180 CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
schille 1:7a96e635f7a7 181 CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
schille 1:7a96e635f7a7 182 CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
schille 1:7a96e635f7a7 183 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
schille 1:7a96e635f7a7 184 TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
schille 1:7a96e635f7a7 185 TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
schille 1:7a96e635f7a7 186 TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
schille 1:7a96e635f7a7 187 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
schille 1:7a96e635f7a7 188 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
schille 1:7a96e635f7a7 189 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
schille 1:7a96e635f7a7 190 TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
schille 1:7a96e635f7a7 191 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
schille 1:7a96e635f7a7 192 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
schille 1:7a96e635f7a7 193 I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
schille 1:7a96e635f7a7 194 I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
schille 1:7a96e635f7a7 195 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
schille 1:7a96e635f7a7 196 SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
schille 1:7a96e635f7a7 197 USART1_IRQn = 37, /*!< USART1 global Interrupt */
schille 1:7a96e635f7a7 198 USART2_IRQn = 38, /*!< USART2 global Interrupt */
schille 1:7a96e635f7a7 199 USART3_IRQn = 39, /*!< USART3 global Interrupt */
schille 1:7a96e635f7a7 200 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
schille 1:7a96e635f7a7 201 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
schille 1:7a96e635f7a7 202 OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
schille 1:7a96e635f7a7 203 TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */
schille 1:7a96e635f7a7 204 TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */
schille 1:7a96e635f7a7 205 TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
schille 1:7a96e635f7a7 206 TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */
schille 1:7a96e635f7a7 207 DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
schille 1:7a96e635f7a7 208 FSMC_IRQn = 48, /*!< FSMC global Interrupt */
schille 1:7a96e635f7a7 209 SDIO_IRQn = 49, /*!< SDIO global Interrupt */
schille 1:7a96e635f7a7 210 TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
schille 1:7a96e635f7a7 211 SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
schille 1:7a96e635f7a7 212 UART4_IRQn = 52, /*!< UART4 global Interrupt */
schille 1:7a96e635f7a7 213 UART5_IRQn = 53, /*!< UART5 global Interrupt */
schille 1:7a96e635f7a7 214 TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */
schille 1:7a96e635f7a7 215 TIM7_IRQn = 55, /*!< TIM7 global interrupt */
schille 1:7a96e635f7a7 216 DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
schille 1:7a96e635f7a7 217 DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
schille 1:7a96e635f7a7 218 DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
schille 1:7a96e635f7a7 219 DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
schille 1:7a96e635f7a7 220 DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
schille 1:7a96e635f7a7 221 ETH_IRQn = 61, /*!< Ethernet global Interrupt */
schille 1:7a96e635f7a7 222 ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line Interrupt */
schille 1:7a96e635f7a7 223 CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
schille 1:7a96e635f7a7 224 CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
schille 1:7a96e635f7a7 225 CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
schille 1:7a96e635f7a7 226 CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
schille 1:7a96e635f7a7 227 OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
schille 1:7a96e635f7a7 228 DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
schille 1:7a96e635f7a7 229 DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
schille 1:7a96e635f7a7 230 DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
schille 1:7a96e635f7a7 231 USART6_IRQn = 71, /*!< USART6 global interrupt */
schille 1:7a96e635f7a7 232 I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
schille 1:7a96e635f7a7 233 I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
schille 1:7a96e635f7a7 234 OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */
schille 1:7a96e635f7a7 235 OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */
schille 1:7a96e635f7a7 236 OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */
schille 1:7a96e635f7a7 237 OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */
schille 1:7a96e635f7a7 238 DCMI_IRQn = 78, /*!< DCMI global interrupt */
schille 1:7a96e635f7a7 239 CRYP_IRQn = 79, /*!< CRYP crypto global interrupt */
schille 1:7a96e635f7a7 240 HASH_RNG_IRQn = 80, /*!< Hash and Rng global interrupt */
schille 1:7a96e635f7a7 241
schille 1:7a96e635f7a7 242 #ifdef STM32F40XX
schille 1:7a96e635f7a7 243 FPU_IRQn = 81 /*!< FPU global interrupt */
schille 1:7a96e635f7a7 244 #endif /* STM32F40XX */
schille 1:7a96e635f7a7 245
schille 1:7a96e635f7a7 246 #ifdef STM32F427X
schille 1:7a96e635f7a7 247 FPU_IRQn = 81, /*!< FPU global interrupt */
schille 1:7a96e635f7a7 248 UART7_IRQn = 82, /*!< UART7 global interrupt */
schille 1:7a96e635f7a7 249 UART8_IRQn = 83, /*!< UART8 global interrupt */
schille 1:7a96e635f7a7 250 SPI4_IRQn = 84, /*!< SPI4 global Interrupt */
schille 1:7a96e635f7a7 251 SPI5_IRQn = 85, /*!< SPI5 global Interrupt */
schille 1:7a96e635f7a7 252 SPI6_IRQn = 86 /*!< SPI6 global Interrupt */
schille 1:7a96e635f7a7 253 #endif /* STM32F427X */
schille 1:7a96e635f7a7 254
schille 1:7a96e635f7a7 255 } IRQn_Type;
schille 1:7a96e635f7a7 256
schille 1:7a96e635f7a7 257 /**
schille 1:7a96e635f7a7 258 * @}
schille 1:7a96e635f7a7 259 */
schille 1:7a96e635f7a7 260
schille 1:7a96e635f7a7 261 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
schille 1:7a96e635f7a7 262 #include "system_stm32f4xx.h"
schille 1:7a96e635f7a7 263 #include <stdint.h>
schille 1:7a96e635f7a7 264
schille 1:7a96e635f7a7 265 /** @addtogroup Exported_types
schille 1:7a96e635f7a7 266 * @{
schille 1:7a96e635f7a7 267 */
schille 1:7a96e635f7a7 268 /*!< STM32F10x Standard Peripheral Library old types (maintained for legacy purpose) */
schille 1:7a96e635f7a7 269 typedef int32_t s32;
schille 1:7a96e635f7a7 270 typedef int16_t s16;
schille 1:7a96e635f7a7 271 typedef int8_t s8;
schille 1:7a96e635f7a7 272
schille 1:7a96e635f7a7 273 typedef const int32_t sc32; /*!< Read Only */
schille 1:7a96e635f7a7 274 typedef const int16_t sc16; /*!< Read Only */
schille 1:7a96e635f7a7 275 typedef const int8_t sc8; /*!< Read Only */
schille 1:7a96e635f7a7 276
schille 1:7a96e635f7a7 277 typedef __IO int32_t vs32;
schille 1:7a96e635f7a7 278 typedef __IO int16_t vs16;
schille 1:7a96e635f7a7 279 typedef __IO int8_t vs8;
schille 1:7a96e635f7a7 280
schille 1:7a96e635f7a7 281 typedef __I int32_t vsc32; /*!< Read Only */
schille 1:7a96e635f7a7 282 typedef __I int16_t vsc16; /*!< Read Only */
schille 1:7a96e635f7a7 283 typedef __I int8_t vsc8; /*!< Read Only */
schille 1:7a96e635f7a7 284
schille 1:7a96e635f7a7 285 typedef uint32_t u32;
schille 1:7a96e635f7a7 286 typedef uint16_t u16;
schille 1:7a96e635f7a7 287 typedef uint8_t u8;
schille 1:7a96e635f7a7 288
schille 1:7a96e635f7a7 289 typedef const uint32_t uc32; /*!< Read Only */
schille 1:7a96e635f7a7 290 typedef const uint16_t uc16; /*!< Read Only */
schille 1:7a96e635f7a7 291 typedef const uint8_t uc8; /*!< Read Only */
schille 1:7a96e635f7a7 292
schille 1:7a96e635f7a7 293 typedef __IO uint32_t vu32;
schille 1:7a96e635f7a7 294 typedef __IO uint16_t vu16;
schille 1:7a96e635f7a7 295 typedef __IO uint8_t vu8;
schille 1:7a96e635f7a7 296
schille 1:7a96e635f7a7 297 typedef __I uint32_t vuc32; /*!< Read Only */
schille 1:7a96e635f7a7 298 typedef __I uint16_t vuc16; /*!< Read Only */
schille 1:7a96e635f7a7 299 typedef __I uint8_t vuc8; /*!< Read Only */
schille 1:7a96e635f7a7 300
schille 1:7a96e635f7a7 301 typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;
schille 1:7a96e635f7a7 302
schille 1:7a96e635f7a7 303 typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
schille 1:7a96e635f7a7 304 #define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
schille 1:7a96e635f7a7 305
schille 1:7a96e635f7a7 306 typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
schille 1:7a96e635f7a7 307
schille 1:7a96e635f7a7 308 /**
schille 1:7a96e635f7a7 309 * @}
schille 1:7a96e635f7a7 310 */
schille 1:7a96e635f7a7 311
schille 1:7a96e635f7a7 312 /** @addtogroup Peripheral_registers_structures
schille 1:7a96e635f7a7 313 * @{
schille 1:7a96e635f7a7 314 */
schille 1:7a96e635f7a7 315
schille 1:7a96e635f7a7 316 /**
schille 1:7a96e635f7a7 317 * @brief Analog to Digital Converter
schille 1:7a96e635f7a7 318 */
schille 1:7a96e635f7a7 319
schille 1:7a96e635f7a7 320 typedef struct
schille 1:7a96e635f7a7 321 {
schille 1:7a96e635f7a7 322 __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
schille 1:7a96e635f7a7 323 __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
schille 1:7a96e635f7a7 324 __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
schille 1:7a96e635f7a7 325 __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
schille 1:7a96e635f7a7 326 __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
schille 1:7a96e635f7a7 327 __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
schille 1:7a96e635f7a7 328 __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
schille 1:7a96e635f7a7 329 __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
schille 1:7a96e635f7a7 330 __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
schille 1:7a96e635f7a7 331 __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
schille 1:7a96e635f7a7 332 __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
schille 1:7a96e635f7a7 333 __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
schille 1:7a96e635f7a7 334 __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
schille 1:7a96e635f7a7 335 __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
schille 1:7a96e635f7a7 336 __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
schille 1:7a96e635f7a7 337 __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
schille 1:7a96e635f7a7 338 __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
schille 1:7a96e635f7a7 339 __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
schille 1:7a96e635f7a7 340 __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
schille 1:7a96e635f7a7 341 __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
schille 1:7a96e635f7a7 342 } ADC_TypeDef;
schille 1:7a96e635f7a7 343
schille 1:7a96e635f7a7 344 typedef struct
schille 1:7a96e635f7a7 345 {
schille 1:7a96e635f7a7 346 __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
schille 1:7a96e635f7a7 347 __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
schille 1:7a96e635f7a7 348 __IO uint32_t CDR; /*!< ADC common regular data register for dual
schille 1:7a96e635f7a7 349 AND triple modes, Address offset: ADC1 base address + 0x308 */
schille 1:7a96e635f7a7 350 } ADC_Common_TypeDef;
schille 1:7a96e635f7a7 351
schille 1:7a96e635f7a7 352
schille 1:7a96e635f7a7 353 /**
schille 1:7a96e635f7a7 354 * @brief Controller Area Network TxMailBox
schille 1:7a96e635f7a7 355 */
schille 1:7a96e635f7a7 356
schille 1:7a96e635f7a7 357 typedef struct
schille 1:7a96e635f7a7 358 {
schille 1:7a96e635f7a7 359 __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
schille 1:7a96e635f7a7 360 __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
schille 1:7a96e635f7a7 361 __IO uint32_t TDLR; /*!< CAN mailbox data low register */
schille 1:7a96e635f7a7 362 __IO uint32_t TDHR; /*!< CAN mailbox data high register */
schille 1:7a96e635f7a7 363 } CAN_TxMailBox_TypeDef;
schille 1:7a96e635f7a7 364
schille 1:7a96e635f7a7 365 /**
schille 1:7a96e635f7a7 366 * @brief Controller Area Network FIFOMailBox
schille 1:7a96e635f7a7 367 */
schille 1:7a96e635f7a7 368
schille 1:7a96e635f7a7 369 typedef struct
schille 1:7a96e635f7a7 370 {
schille 1:7a96e635f7a7 371 __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
schille 1:7a96e635f7a7 372 __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
schille 1:7a96e635f7a7 373 __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
schille 1:7a96e635f7a7 374 __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
schille 1:7a96e635f7a7 375 } CAN_FIFOMailBox_TypeDef;
schille 1:7a96e635f7a7 376
schille 1:7a96e635f7a7 377 /**
schille 1:7a96e635f7a7 378 * @brief Controller Area Network FilterRegister
schille 1:7a96e635f7a7 379 */
schille 1:7a96e635f7a7 380
schille 1:7a96e635f7a7 381 typedef struct
schille 1:7a96e635f7a7 382 {
schille 1:7a96e635f7a7 383 __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
schille 1:7a96e635f7a7 384 __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
schille 1:7a96e635f7a7 385 } CAN_FilterRegister_TypeDef;
schille 1:7a96e635f7a7 386
schille 1:7a96e635f7a7 387 /**
schille 1:7a96e635f7a7 388 * @brief Controller Area Network
schille 1:7a96e635f7a7 389 */
schille 1:7a96e635f7a7 390
schille 1:7a96e635f7a7 391 typedef struct
schille 1:7a96e635f7a7 392 {
schille 1:7a96e635f7a7 393 __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
schille 1:7a96e635f7a7 394 __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
schille 1:7a96e635f7a7 395 __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
schille 1:7a96e635f7a7 396 __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
schille 1:7a96e635f7a7 397 __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
schille 1:7a96e635f7a7 398 __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
schille 1:7a96e635f7a7 399 __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
schille 1:7a96e635f7a7 400 __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
schille 1:7a96e635f7a7 401 uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
schille 1:7a96e635f7a7 402 CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
schille 1:7a96e635f7a7 403 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
schille 1:7a96e635f7a7 404 uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
schille 1:7a96e635f7a7 405 __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
schille 1:7a96e635f7a7 406 __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
schille 1:7a96e635f7a7 407 uint32_t RESERVED2; /*!< Reserved, 0x208 */
schille 1:7a96e635f7a7 408 __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
schille 1:7a96e635f7a7 409 uint32_t RESERVED3; /*!< Reserved, 0x210 */
schille 1:7a96e635f7a7 410 __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
schille 1:7a96e635f7a7 411 uint32_t RESERVED4; /*!< Reserved, 0x218 */
schille 1:7a96e635f7a7 412 __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
schille 1:7a96e635f7a7 413 uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
schille 1:7a96e635f7a7 414 CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
schille 1:7a96e635f7a7 415 } CAN_TypeDef;
schille 1:7a96e635f7a7 416
schille 1:7a96e635f7a7 417 /**
schille 1:7a96e635f7a7 418 * @brief CRC calculation unit
schille 1:7a96e635f7a7 419 */
schille 1:7a96e635f7a7 420
schille 1:7a96e635f7a7 421 typedef struct
schille 1:7a96e635f7a7 422 {
schille 1:7a96e635f7a7 423 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
schille 1:7a96e635f7a7 424 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
schille 1:7a96e635f7a7 425 uint8_t RESERVED0; /*!< Reserved, 0x05 */
schille 1:7a96e635f7a7 426 uint16_t RESERVED1; /*!< Reserved, 0x06 */
schille 1:7a96e635f7a7 427 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
schille 1:7a96e635f7a7 428 } CRC_TypeDef;
schille 1:7a96e635f7a7 429
schille 1:7a96e635f7a7 430 /**
schille 1:7a96e635f7a7 431 * @brief Digital to Analog Converter
schille 1:7a96e635f7a7 432 */
schille 1:7a96e635f7a7 433
schille 1:7a96e635f7a7 434 typedef struct
schille 1:7a96e635f7a7 435 {
schille 1:7a96e635f7a7 436 __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
schille 1:7a96e635f7a7 437 __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
schille 1:7a96e635f7a7 438 __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
schille 1:7a96e635f7a7 439 __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
schille 1:7a96e635f7a7 440 __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
schille 1:7a96e635f7a7 441 __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
schille 1:7a96e635f7a7 442 __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
schille 1:7a96e635f7a7 443 __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
schille 1:7a96e635f7a7 444 __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
schille 1:7a96e635f7a7 445 __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
schille 1:7a96e635f7a7 446 __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
schille 1:7a96e635f7a7 447 __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
schille 1:7a96e635f7a7 448 __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
schille 1:7a96e635f7a7 449 __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
schille 1:7a96e635f7a7 450 } DAC_TypeDef;
schille 1:7a96e635f7a7 451
schille 1:7a96e635f7a7 452 /**
schille 1:7a96e635f7a7 453 * @brief Debug MCU
schille 1:7a96e635f7a7 454 */
schille 1:7a96e635f7a7 455
schille 1:7a96e635f7a7 456 typedef struct
schille 1:7a96e635f7a7 457 {
schille 1:7a96e635f7a7 458 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
schille 1:7a96e635f7a7 459 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
schille 1:7a96e635f7a7 460 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
schille 1:7a96e635f7a7 461 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
schille 1:7a96e635f7a7 462 }DBGMCU_TypeDef;
schille 1:7a96e635f7a7 463
schille 1:7a96e635f7a7 464 /**
schille 1:7a96e635f7a7 465 * @brief DCMI
schille 1:7a96e635f7a7 466 */
schille 1:7a96e635f7a7 467
schille 1:7a96e635f7a7 468 typedef struct
schille 1:7a96e635f7a7 469 {
schille 1:7a96e635f7a7 470 __IO uint32_t CR; /*!< DCMI control register 1, Address offset: 0x00 */
schille 1:7a96e635f7a7 471 __IO uint32_t SR; /*!< DCMI status register, Address offset: 0x04 */
schille 1:7a96e635f7a7 472 __IO uint32_t RISR; /*!< DCMI raw interrupt status register, Address offset: 0x08 */
schille 1:7a96e635f7a7 473 __IO uint32_t IER; /*!< DCMI interrupt enable register, Address offset: 0x0C */
schille 1:7a96e635f7a7 474 __IO uint32_t MISR; /*!< DCMI masked interrupt status register, Address offset: 0x10 */
schille 1:7a96e635f7a7 475 __IO uint32_t ICR; /*!< DCMI interrupt clear register, Address offset: 0x14 */
schille 1:7a96e635f7a7 476 __IO uint32_t ESCR; /*!< DCMI embedded synchronization code register, Address offset: 0x18 */
schille 1:7a96e635f7a7 477 __IO uint32_t ESUR; /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */
schille 1:7a96e635f7a7 478 __IO uint32_t CWSTRTR; /*!< DCMI crop window start, Address offset: 0x20 */
schille 1:7a96e635f7a7 479 __IO uint32_t CWSIZER; /*!< DCMI crop window size, Address offset: 0x24 */
schille 1:7a96e635f7a7 480 __IO uint32_t DR; /*!< DCMI data register, Address offset: 0x28 */
schille 1:7a96e635f7a7 481 } DCMI_TypeDef;
schille 1:7a96e635f7a7 482
schille 1:7a96e635f7a7 483 /**
schille 1:7a96e635f7a7 484 * @brief DMA Controller
schille 1:7a96e635f7a7 485 */
schille 1:7a96e635f7a7 486
schille 1:7a96e635f7a7 487 typedef struct
schille 1:7a96e635f7a7 488 {
schille 1:7a96e635f7a7 489 __IO uint32_t CR; /*!< DMA stream x configuration register */
schille 1:7a96e635f7a7 490 __IO uint32_t NDTR; /*!< DMA stream x number of data register */
schille 1:7a96e635f7a7 491 __IO uint32_t PAR; /*!< DMA stream x peripheral address register */
schille 1:7a96e635f7a7 492 __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
schille 1:7a96e635f7a7 493 __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
schille 1:7a96e635f7a7 494 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */
schille 1:7a96e635f7a7 495 } DMA_Stream_TypeDef;
schille 1:7a96e635f7a7 496
schille 1:7a96e635f7a7 497 typedef struct
schille 1:7a96e635f7a7 498 {
schille 1:7a96e635f7a7 499 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
schille 1:7a96e635f7a7 500 __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
schille 1:7a96e635f7a7 501 __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
schille 1:7a96e635f7a7 502 __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
schille 1:7a96e635f7a7 503 } DMA_TypeDef;
schille 1:7a96e635f7a7 504
schille 1:7a96e635f7a7 505 /**
schille 1:7a96e635f7a7 506 * @brief Ethernet MAC
schille 1:7a96e635f7a7 507 */
schille 1:7a96e635f7a7 508
schille 1:7a96e635f7a7 509 typedef struct
schille 1:7a96e635f7a7 510 {
schille 1:7a96e635f7a7 511 __IO uint32_t MACCR;
schille 1:7a96e635f7a7 512 __IO uint32_t MACFFR;
schille 1:7a96e635f7a7 513 __IO uint32_t MACHTHR;
schille 1:7a96e635f7a7 514 __IO uint32_t MACHTLR;
schille 1:7a96e635f7a7 515 __IO uint32_t MACMIIAR;
schille 1:7a96e635f7a7 516 __IO uint32_t MACMIIDR;
schille 1:7a96e635f7a7 517 __IO uint32_t MACFCR;
schille 1:7a96e635f7a7 518 __IO uint32_t MACVLANTR; /* 8 */
schille 1:7a96e635f7a7 519 uint32_t RESERVED0[2];
schille 1:7a96e635f7a7 520 __IO uint32_t MACRWUFFR; /* 11 */
schille 1:7a96e635f7a7 521 __IO uint32_t MACPMTCSR;
schille 1:7a96e635f7a7 522 uint32_t RESERVED1[2];
schille 1:7a96e635f7a7 523 __IO uint32_t MACSR; /* 15 */
schille 1:7a96e635f7a7 524 __IO uint32_t MACIMR;
schille 1:7a96e635f7a7 525 __IO uint32_t MACA0HR;
schille 1:7a96e635f7a7 526 __IO uint32_t MACA0LR;
schille 1:7a96e635f7a7 527 __IO uint32_t MACA1HR;
schille 1:7a96e635f7a7 528 __IO uint32_t MACA1LR;
schille 1:7a96e635f7a7 529 __IO uint32_t MACA2HR;
schille 1:7a96e635f7a7 530 __IO uint32_t MACA2LR;
schille 1:7a96e635f7a7 531 __IO uint32_t MACA3HR;
schille 1:7a96e635f7a7 532 __IO uint32_t MACA3LR; /* 24 */
schille 1:7a96e635f7a7 533 uint32_t RESERVED2[40];
schille 1:7a96e635f7a7 534 __IO uint32_t MMCCR; /* 65 */
schille 1:7a96e635f7a7 535 __IO uint32_t MMCRIR;
schille 1:7a96e635f7a7 536 __IO uint32_t MMCTIR;
schille 1:7a96e635f7a7 537 __IO uint32_t MMCRIMR;
schille 1:7a96e635f7a7 538 __IO uint32_t MMCTIMR; /* 69 */
schille 1:7a96e635f7a7 539 uint32_t RESERVED3[14];
schille 1:7a96e635f7a7 540 __IO uint32_t MMCTGFSCCR; /* 84 */
schille 1:7a96e635f7a7 541 __IO uint32_t MMCTGFMSCCR;
schille 1:7a96e635f7a7 542 uint32_t RESERVED4[5];
schille 1:7a96e635f7a7 543 __IO uint32_t MMCTGFCR;
schille 1:7a96e635f7a7 544 uint32_t RESERVED5[10];
schille 1:7a96e635f7a7 545 __IO uint32_t MMCRFCECR;
schille 1:7a96e635f7a7 546 __IO uint32_t MMCRFAECR;
schille 1:7a96e635f7a7 547 uint32_t RESERVED6[10];
schille 1:7a96e635f7a7 548 __IO uint32_t MMCRGUFCR;
schille 1:7a96e635f7a7 549 uint32_t RESERVED7[334];
schille 1:7a96e635f7a7 550 __IO uint32_t PTPTSCR;
schille 1:7a96e635f7a7 551 __IO uint32_t PTPSSIR;
schille 1:7a96e635f7a7 552 __IO uint32_t PTPTSHR;
schille 1:7a96e635f7a7 553 __IO uint32_t PTPTSLR;
schille 1:7a96e635f7a7 554 __IO uint32_t PTPTSHUR;
schille 1:7a96e635f7a7 555 __IO uint32_t PTPTSLUR;
schille 1:7a96e635f7a7 556 __IO uint32_t PTPTSAR;
schille 1:7a96e635f7a7 557 __IO uint32_t PTPTTHR;
schille 1:7a96e635f7a7 558 __IO uint32_t PTPTTLR;
schille 1:7a96e635f7a7 559 __IO uint32_t RESERVED8;
schille 1:7a96e635f7a7 560 __IO uint32_t PTPTSSR;
schille 1:7a96e635f7a7 561 uint32_t RESERVED9[565];
schille 1:7a96e635f7a7 562 __IO uint32_t DMABMR;
schille 1:7a96e635f7a7 563 __IO uint32_t DMATPDR;
schille 1:7a96e635f7a7 564 __IO uint32_t DMARPDR;
schille 1:7a96e635f7a7 565 __IO uint32_t DMARDLAR;
schille 1:7a96e635f7a7 566 __IO uint32_t DMATDLAR;
schille 1:7a96e635f7a7 567 __IO uint32_t DMASR;
schille 1:7a96e635f7a7 568 __IO uint32_t DMAOMR;
schille 1:7a96e635f7a7 569 __IO uint32_t DMAIER;
schille 1:7a96e635f7a7 570 __IO uint32_t DMAMFBOCR;
schille 1:7a96e635f7a7 571 __IO uint32_t DMARSWTR;
schille 1:7a96e635f7a7 572 uint32_t RESERVED10[8];
schille 1:7a96e635f7a7 573 __IO uint32_t DMACHTDR;
schille 1:7a96e635f7a7 574 __IO uint32_t DMACHRDR;
schille 1:7a96e635f7a7 575 __IO uint32_t DMACHTBAR;
schille 1:7a96e635f7a7 576 __IO uint32_t DMACHRBAR;
schille 1:7a96e635f7a7 577 } ETH_TypeDef;
schille 1:7a96e635f7a7 578
schille 1:7a96e635f7a7 579 /**
schille 1:7a96e635f7a7 580 * @brief External Interrupt/Event Controller
schille 1:7a96e635f7a7 581 */
schille 1:7a96e635f7a7 582
schille 1:7a96e635f7a7 583 typedef struct
schille 1:7a96e635f7a7 584 {
schille 1:7a96e635f7a7 585 __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
schille 1:7a96e635f7a7 586 __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
schille 1:7a96e635f7a7 587 __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
schille 1:7a96e635f7a7 588 __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
schille 1:7a96e635f7a7 589 __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
schille 1:7a96e635f7a7 590 __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
schille 1:7a96e635f7a7 591 } EXTI_TypeDef;
schille 1:7a96e635f7a7 592
schille 1:7a96e635f7a7 593 /**
schille 1:7a96e635f7a7 594 * @brief FLASH Registers
schille 1:7a96e635f7a7 595 */
schille 1:7a96e635f7a7 596
schille 1:7a96e635f7a7 597 typedef struct
schille 1:7a96e635f7a7 598 {
schille 1:7a96e635f7a7 599 __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
schille 1:7a96e635f7a7 600 __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
schille 1:7a96e635f7a7 601 __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
schille 1:7a96e635f7a7 602 __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
schille 1:7a96e635f7a7 603 __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
schille 1:7a96e635f7a7 604 __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
schille 1:7a96e635f7a7 605 __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
schille 1:7a96e635f7a7 606 } FLASH_TypeDef;
schille 1:7a96e635f7a7 607
schille 1:7a96e635f7a7 608 /**
schille 1:7a96e635f7a7 609 * @brief Flexible Static Memory Controller
schille 1:7a96e635f7a7 610 */
schille 1:7a96e635f7a7 611
schille 1:7a96e635f7a7 612 typedef struct
schille 1:7a96e635f7a7 613 {
schille 1:7a96e635f7a7 614 __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
schille 1:7a96e635f7a7 615 } FSMC_Bank1_TypeDef;
schille 1:7a96e635f7a7 616
schille 1:7a96e635f7a7 617 /**
schille 1:7a96e635f7a7 618 * @brief Flexible Static Memory Controller Bank1E
schille 1:7a96e635f7a7 619 */
schille 1:7a96e635f7a7 620
schille 1:7a96e635f7a7 621 typedef struct
schille 1:7a96e635f7a7 622 {
schille 1:7a96e635f7a7 623 __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
schille 1:7a96e635f7a7 624 } FSMC_Bank1E_TypeDef;
schille 1:7a96e635f7a7 625
schille 1:7a96e635f7a7 626 /**
schille 1:7a96e635f7a7 627 * @brief Flexible Static Memory Controller Bank2
schille 1:7a96e635f7a7 628 */
schille 1:7a96e635f7a7 629
schille 1:7a96e635f7a7 630 typedef struct
schille 1:7a96e635f7a7 631 {
schille 1:7a96e635f7a7 632 __IO uint32_t PCR2; /*!< NAND Flash control register 2, Address offset: 0x60 */
schille 1:7a96e635f7a7 633 __IO uint32_t SR2; /*!< NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 */
schille 1:7a96e635f7a7 634 __IO uint32_t PMEM2; /*!< NAND Flash Common memory space timing register 2, Address offset: 0x68 */
schille 1:7a96e635f7a7 635 __IO uint32_t PATT2; /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */
schille 1:7a96e635f7a7 636 uint32_t RESERVED0; /*!< Reserved, 0x70 */
schille 1:7a96e635f7a7 637 __IO uint32_t ECCR2; /*!< NAND Flash ECC result registers 2, Address offset: 0x74 */
schille 1:7a96e635f7a7 638 } FSMC_Bank2_TypeDef;
schille 1:7a96e635f7a7 639
schille 1:7a96e635f7a7 640 /**
schille 1:7a96e635f7a7 641 * @brief Flexible Static Memory Controller Bank3
schille 1:7a96e635f7a7 642 */
schille 1:7a96e635f7a7 643
schille 1:7a96e635f7a7 644 typedef struct
schille 1:7a96e635f7a7 645 {
schille 1:7a96e635f7a7 646 __IO uint32_t PCR3; /*!< NAND Flash control register 3, Address offset: 0x80 */
schille 1:7a96e635f7a7 647 __IO uint32_t SR3; /*!< NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 */
schille 1:7a96e635f7a7 648 __IO uint32_t PMEM3; /*!< NAND Flash Common memory space timing register 3, Address offset: 0x88 */
schille 1:7a96e635f7a7 649 __IO uint32_t PATT3; /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */
schille 1:7a96e635f7a7 650 uint32_t RESERVED0; /*!< Reserved, 0x90 */
schille 1:7a96e635f7a7 651 __IO uint32_t ECCR3; /*!< NAND Flash ECC result registers 3, Address offset: 0x94 */
schille 1:7a96e635f7a7 652 } FSMC_Bank3_TypeDef;
schille 1:7a96e635f7a7 653
schille 1:7a96e635f7a7 654 /**
schille 1:7a96e635f7a7 655 * @brief Flexible Static Memory Controller Bank4
schille 1:7a96e635f7a7 656 */
schille 1:7a96e635f7a7 657
schille 1:7a96e635f7a7 658 typedef struct
schille 1:7a96e635f7a7 659 {
schille 1:7a96e635f7a7 660 __IO uint32_t PCR4; /*!< PC Card control register 4, Address offset: 0xA0 */
schille 1:7a96e635f7a7 661 __IO uint32_t SR4; /*!< PC Card FIFO status and interrupt register 4, Address offset: 0xA4 */
schille 1:7a96e635f7a7 662 __IO uint32_t PMEM4; /*!< PC Card Common memory space timing register 4, Address offset: 0xA8 */
schille 1:7a96e635f7a7 663 __IO uint32_t PATT4; /*!< PC Card Attribute memory space timing register 4, Address offset: 0xAC */
schille 1:7a96e635f7a7 664 __IO uint32_t PIO4; /*!< PC Card I/O space timing register 4, Address offset: 0xB0 */
schille 1:7a96e635f7a7 665 } FSMC_Bank4_TypeDef;
schille 1:7a96e635f7a7 666
schille 1:7a96e635f7a7 667 /**
schille 1:7a96e635f7a7 668 * @brief General Purpose I/O
schille 1:7a96e635f7a7 669 */
schille 1:7a96e635f7a7 670
schille 1:7a96e635f7a7 671 typedef struct
schille 1:7a96e635f7a7 672 {
schille 1:7a96e635f7a7 673 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
schille 1:7a96e635f7a7 674 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
schille 1:7a96e635f7a7 675 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
schille 1:7a96e635f7a7 676 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
schille 1:7a96e635f7a7 677 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
schille 1:7a96e635f7a7 678 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
schille 1:7a96e635f7a7 679 __IO uint16_t BSRRL; /*!< GPIO port bit set/reset low register, Address offset: 0x18 */
schille 1:7a96e635f7a7 680 __IO uint16_t BSRRH; /*!< GPIO port bit set/reset high register, Address offset: 0x1A */
schille 1:7a96e635f7a7 681 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
schille 1:7a96e635f7a7 682 __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
schille 1:7a96e635f7a7 683 } GPIO_TypeDef;
schille 1:7a96e635f7a7 684
schille 1:7a96e635f7a7 685 /**
schille 1:7a96e635f7a7 686 * @brief System configuration controller
schille 1:7a96e635f7a7 687 */
schille 1:7a96e635f7a7 688
schille 1:7a96e635f7a7 689 typedef struct
schille 1:7a96e635f7a7 690 {
schille 1:7a96e635f7a7 691 __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
schille 1:7a96e635f7a7 692 __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
schille 1:7a96e635f7a7 693 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
schille 1:7a96e635f7a7 694 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */
schille 1:7a96e635f7a7 695 __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
schille 1:7a96e635f7a7 696 } SYSCFG_TypeDef;
schille 1:7a96e635f7a7 697
schille 1:7a96e635f7a7 698 /**
schille 1:7a96e635f7a7 699 * @brief Inter-integrated Circuit Interface
schille 1:7a96e635f7a7 700 */
schille 1:7a96e635f7a7 701
schille 1:7a96e635f7a7 702 typedef struct
schille 1:7a96e635f7a7 703 {
schille 1:7a96e635f7a7 704 __IO uint16_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
schille 1:7a96e635f7a7 705 uint16_t RESERVED0; /*!< Reserved, 0x02 */
schille 1:7a96e635f7a7 706 __IO uint16_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
schille 1:7a96e635f7a7 707 uint16_t RESERVED1; /*!< Reserved, 0x06 */
schille 1:7a96e635f7a7 708 __IO uint16_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
schille 1:7a96e635f7a7 709 uint16_t RESERVED2; /*!< Reserved, 0x0A */
schille 1:7a96e635f7a7 710 __IO uint16_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
schille 1:7a96e635f7a7 711 uint16_t RESERVED3; /*!< Reserved, 0x0E */
schille 1:7a96e635f7a7 712 __IO uint16_t DR; /*!< I2C Data register, Address offset: 0x10 */
schille 1:7a96e635f7a7 713 uint16_t RESERVED4; /*!< Reserved, 0x12 */
schille 1:7a96e635f7a7 714 __IO uint16_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
schille 1:7a96e635f7a7 715 uint16_t RESERVED5; /*!< Reserved, 0x16 */
schille 1:7a96e635f7a7 716 __IO uint16_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
schille 1:7a96e635f7a7 717 uint16_t RESERVED6; /*!< Reserved, 0x1A */
schille 1:7a96e635f7a7 718 __IO uint16_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
schille 1:7a96e635f7a7 719 uint16_t RESERVED7; /*!< Reserved, 0x1E */
schille 1:7a96e635f7a7 720 __IO uint16_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
schille 1:7a96e635f7a7 721 uint16_t RESERVED8; /*!< Reserved, 0x22 */
schille 1:7a96e635f7a7 722 __IO uint16_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */
schille 1:7a96e635f7a7 723 uint16_t RESERVED9; /*!< Reserved, 0x26 */
schille 1:7a96e635f7a7 724 } I2C_TypeDef;
schille 1:7a96e635f7a7 725
schille 1:7a96e635f7a7 726 /**
schille 1:7a96e635f7a7 727 * @brief Independent WATCHDOG
schille 1:7a96e635f7a7 728 */
schille 1:7a96e635f7a7 729
schille 1:7a96e635f7a7 730 typedef struct
schille 1:7a96e635f7a7 731 {
schille 1:7a96e635f7a7 732 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
schille 1:7a96e635f7a7 733 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
schille 1:7a96e635f7a7 734 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
schille 1:7a96e635f7a7 735 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
schille 1:7a96e635f7a7 736 } IWDG_TypeDef;
schille 1:7a96e635f7a7 737
schille 1:7a96e635f7a7 738 /**
schille 1:7a96e635f7a7 739 * @brief Power Control
schille 1:7a96e635f7a7 740 */
schille 1:7a96e635f7a7 741
schille 1:7a96e635f7a7 742 typedef struct
schille 1:7a96e635f7a7 743 {
schille 1:7a96e635f7a7 744 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
schille 1:7a96e635f7a7 745 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
schille 1:7a96e635f7a7 746 } PWR_TypeDef;
schille 1:7a96e635f7a7 747
schille 1:7a96e635f7a7 748 /**
schille 1:7a96e635f7a7 749 * @brief Reset and Clock Control
schille 1:7a96e635f7a7 750 */
schille 1:7a96e635f7a7 751
schille 1:7a96e635f7a7 752 typedef struct
schille 1:7a96e635f7a7 753 {
schille 1:7a96e635f7a7 754 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
schille 1:7a96e635f7a7 755 __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
schille 1:7a96e635f7a7 756 __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
schille 1:7a96e635f7a7 757 __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
schille 1:7a96e635f7a7 758 __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
schille 1:7a96e635f7a7 759 __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
schille 1:7a96e635f7a7 760 __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
schille 1:7a96e635f7a7 761 uint32_t RESERVED0; /*!< Reserved, 0x1C */
schille 1:7a96e635f7a7 762 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
schille 1:7a96e635f7a7 763 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
schille 1:7a96e635f7a7 764 uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
schille 1:7a96e635f7a7 765 __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
schille 1:7a96e635f7a7 766 __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
schille 1:7a96e635f7a7 767 __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
schille 1:7a96e635f7a7 768 uint32_t RESERVED2; /*!< Reserved, 0x3C */
schille 1:7a96e635f7a7 769 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
schille 1:7a96e635f7a7 770 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
schille 1:7a96e635f7a7 771 uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
schille 1:7a96e635f7a7 772 __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
schille 1:7a96e635f7a7 773 __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
schille 1:7a96e635f7a7 774 __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
schille 1:7a96e635f7a7 775 uint32_t RESERVED4; /*!< Reserved, 0x5C */
schille 1:7a96e635f7a7 776 __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
schille 1:7a96e635f7a7 777 __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
schille 1:7a96e635f7a7 778 uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
schille 1:7a96e635f7a7 779 __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
schille 1:7a96e635f7a7 780 __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
schille 1:7a96e635f7a7 781 uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
schille 1:7a96e635f7a7 782 __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
schille 1:7a96e635f7a7 783 __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
schille 1:7a96e635f7a7 784
schille 1:7a96e635f7a7 785 #ifdef STM32F427X
schille 1:7a96e635f7a7 786 uint32_t RESERVED7; /*!< Reserved, 0x88 */
schille 1:7a96e635f7a7 787 __IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */
schille 1:7a96e635f7a7 788 #endif /* STM32F427X */
schille 1:7a96e635f7a7 789
schille 1:7a96e635f7a7 790 } RCC_TypeDef;
schille 1:7a96e635f7a7 791
schille 1:7a96e635f7a7 792 /**
schille 1:7a96e635f7a7 793 * @brief Real-Time Clock
schille 1:7a96e635f7a7 794 */
schille 1:7a96e635f7a7 795
schille 1:7a96e635f7a7 796 typedef struct
schille 1:7a96e635f7a7 797 {
schille 1:7a96e635f7a7 798 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
schille 1:7a96e635f7a7 799 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
schille 1:7a96e635f7a7 800 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
schille 1:7a96e635f7a7 801 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
schille 1:7a96e635f7a7 802 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
schille 1:7a96e635f7a7 803 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
schille 1:7a96e635f7a7 804 __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
schille 1:7a96e635f7a7 805 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
schille 1:7a96e635f7a7 806 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
schille 1:7a96e635f7a7 807 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
schille 1:7a96e635f7a7 808 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
schille 1:7a96e635f7a7 809 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
schille 1:7a96e635f7a7 810 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
schille 1:7a96e635f7a7 811 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
schille 1:7a96e635f7a7 812 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
schille 1:7a96e635f7a7 813 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
schille 1:7a96e635f7a7 814 __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
schille 1:7a96e635f7a7 815 __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
schille 1:7a96e635f7a7 816 __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
schille 1:7a96e635f7a7 817 uint32_t RESERVED7; /*!< Reserved, 0x4C */
schille 1:7a96e635f7a7 818 __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
schille 1:7a96e635f7a7 819 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
schille 1:7a96e635f7a7 820 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
schille 1:7a96e635f7a7 821 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
schille 1:7a96e635f7a7 822 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
schille 1:7a96e635f7a7 823 __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
schille 1:7a96e635f7a7 824 __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
schille 1:7a96e635f7a7 825 __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
schille 1:7a96e635f7a7 826 __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
schille 1:7a96e635f7a7 827 __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
schille 1:7a96e635f7a7 828 __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
schille 1:7a96e635f7a7 829 __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
schille 1:7a96e635f7a7 830 __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
schille 1:7a96e635f7a7 831 __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
schille 1:7a96e635f7a7 832 __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
schille 1:7a96e635f7a7 833 __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
schille 1:7a96e635f7a7 834 __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
schille 1:7a96e635f7a7 835 __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
schille 1:7a96e635f7a7 836 __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
schille 1:7a96e635f7a7 837 __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
schille 1:7a96e635f7a7 838 } RTC_TypeDef;
schille 1:7a96e635f7a7 839
schille 1:7a96e635f7a7 840 /**
schille 1:7a96e635f7a7 841 * @brief SD host Interface
schille 1:7a96e635f7a7 842 */
schille 1:7a96e635f7a7 843
schille 1:7a96e635f7a7 844 typedef struct
schille 1:7a96e635f7a7 845 {
schille 1:7a96e635f7a7 846 __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
schille 1:7a96e635f7a7 847 __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
schille 1:7a96e635f7a7 848 __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
schille 1:7a96e635f7a7 849 __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
schille 1:7a96e635f7a7 850 __I uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
schille 1:7a96e635f7a7 851 __I uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
schille 1:7a96e635f7a7 852 __I uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
schille 1:7a96e635f7a7 853 __I uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
schille 1:7a96e635f7a7 854 __I uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
schille 1:7a96e635f7a7 855 __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
schille 1:7a96e635f7a7 856 __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
schille 1:7a96e635f7a7 857 __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
schille 1:7a96e635f7a7 858 __I uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
schille 1:7a96e635f7a7 859 __I uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
schille 1:7a96e635f7a7 860 __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
schille 1:7a96e635f7a7 861 __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
schille 1:7a96e635f7a7 862 uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
schille 1:7a96e635f7a7 863 __I uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
schille 1:7a96e635f7a7 864 uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
schille 1:7a96e635f7a7 865 __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
schille 1:7a96e635f7a7 866 } SDIO_TypeDef;
schille 1:7a96e635f7a7 867
schille 1:7a96e635f7a7 868 /**
schille 1:7a96e635f7a7 869 * @brief Serial Peripheral Interface
schille 1:7a96e635f7a7 870 */
schille 1:7a96e635f7a7 871
schille 1:7a96e635f7a7 872 typedef struct
schille 1:7a96e635f7a7 873 {
schille 1:7a96e635f7a7 874 __IO uint16_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
schille 1:7a96e635f7a7 875 uint16_t RESERVED0; /*!< Reserved, 0x02 */
schille 1:7a96e635f7a7 876 __IO uint16_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
schille 1:7a96e635f7a7 877 uint16_t RESERVED1; /*!< Reserved, 0x06 */
schille 1:7a96e635f7a7 878 __IO uint16_t SR; /*!< SPI status register, Address offset: 0x08 */
schille 1:7a96e635f7a7 879 uint16_t RESERVED2; /*!< Reserved, 0x0A */
schille 1:7a96e635f7a7 880 __IO uint16_t DR; /*!< SPI data register, Address offset: 0x0C */
schille 1:7a96e635f7a7 881 uint16_t RESERVED3; /*!< Reserved, 0x0E */
schille 1:7a96e635f7a7 882 __IO uint16_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
schille 1:7a96e635f7a7 883 uint16_t RESERVED4; /*!< Reserved, 0x12 */
schille 1:7a96e635f7a7 884 __IO uint16_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
schille 1:7a96e635f7a7 885 uint16_t RESERVED5; /*!< Reserved, 0x16 */
schille 1:7a96e635f7a7 886 __IO uint16_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
schille 1:7a96e635f7a7 887 uint16_t RESERVED6; /*!< Reserved, 0x1A */
schille 1:7a96e635f7a7 888 __IO uint16_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
schille 1:7a96e635f7a7 889 uint16_t RESERVED7; /*!< Reserved, 0x1E */
schille 1:7a96e635f7a7 890 __IO uint16_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
schille 1:7a96e635f7a7 891 uint16_t RESERVED8; /*!< Reserved, 0x22 */
schille 1:7a96e635f7a7 892 } SPI_TypeDef;
schille 1:7a96e635f7a7 893
schille 1:7a96e635f7a7 894 /**
schille 1:7a96e635f7a7 895 * @brief TIM
schille 1:7a96e635f7a7 896 */
schille 1:7a96e635f7a7 897
schille 1:7a96e635f7a7 898 typedef struct
schille 1:7a96e635f7a7 899 {
schille 1:7a96e635f7a7 900 __IO uint16_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
schille 1:7a96e635f7a7 901 uint16_t RESERVED0; /*!< Reserved, 0x02 */
schille 1:7a96e635f7a7 902 __IO uint16_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
schille 1:7a96e635f7a7 903 uint16_t RESERVED1; /*!< Reserved, 0x06 */
schille 1:7a96e635f7a7 904 __IO uint16_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
schille 1:7a96e635f7a7 905 uint16_t RESERVED2; /*!< Reserved, 0x0A */
schille 1:7a96e635f7a7 906 __IO uint16_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
schille 1:7a96e635f7a7 907 uint16_t RESERVED3; /*!< Reserved, 0x0E */
schille 1:7a96e635f7a7 908 __IO uint16_t SR; /*!< TIM status register, Address offset: 0x10 */
schille 1:7a96e635f7a7 909 uint16_t RESERVED4; /*!< Reserved, 0x12 */
schille 1:7a96e635f7a7 910 __IO uint16_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
schille 1:7a96e635f7a7 911 uint16_t RESERVED5; /*!< Reserved, 0x16 */
schille 1:7a96e635f7a7 912 __IO uint16_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
schille 1:7a96e635f7a7 913 uint16_t RESERVED6; /*!< Reserved, 0x1A */
schille 1:7a96e635f7a7 914 __IO uint16_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
schille 1:7a96e635f7a7 915 uint16_t RESERVED7; /*!< Reserved, 0x1E */
schille 1:7a96e635f7a7 916 __IO uint16_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
schille 1:7a96e635f7a7 917 uint16_t RESERVED8; /*!< Reserved, 0x22 */
schille 1:7a96e635f7a7 918 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
schille 1:7a96e635f7a7 919 __IO uint16_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
schille 1:7a96e635f7a7 920 uint16_t RESERVED9; /*!< Reserved, 0x2A */
schille 1:7a96e635f7a7 921 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
schille 1:7a96e635f7a7 922 __IO uint16_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
schille 1:7a96e635f7a7 923 uint16_t RESERVED10; /*!< Reserved, 0x32 */
schille 1:7a96e635f7a7 924 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
schille 1:7a96e635f7a7 925 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
schille 1:7a96e635f7a7 926 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
schille 1:7a96e635f7a7 927 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
schille 1:7a96e635f7a7 928 __IO uint16_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
schille 1:7a96e635f7a7 929 uint16_t RESERVED11; /*!< Reserved, 0x46 */
schille 1:7a96e635f7a7 930 __IO uint16_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
schille 1:7a96e635f7a7 931 uint16_t RESERVED12; /*!< Reserved, 0x4A */
schille 1:7a96e635f7a7 932 __IO uint16_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
schille 1:7a96e635f7a7 933 uint16_t RESERVED13; /*!< Reserved, 0x4E */
schille 1:7a96e635f7a7 934 __IO uint16_t OR; /*!< TIM option register, Address offset: 0x50 */
schille 1:7a96e635f7a7 935 uint16_t RESERVED14; /*!< Reserved, 0x52 */
schille 1:7a96e635f7a7 936 } TIM_TypeDef;
schille 1:7a96e635f7a7 937
schille 1:7a96e635f7a7 938 /**
schille 1:7a96e635f7a7 939 * @brief Universal Synchronous Asynchronous Receiver Transmitter
schille 1:7a96e635f7a7 940 */
schille 1:7a96e635f7a7 941
schille 1:7a96e635f7a7 942 typedef struct
schille 1:7a96e635f7a7 943 {
schille 1:7a96e635f7a7 944 __IO uint16_t SR; /*!< USART Status register, Address offset: 0x00 */
schille 1:7a96e635f7a7 945 uint16_t RESERVED0; /*!< Reserved, 0x02 */
schille 1:7a96e635f7a7 946 __IO uint16_t DR; /*!< USART Data register, Address offset: 0x04 */
schille 1:7a96e635f7a7 947 uint16_t RESERVED1; /*!< Reserved, 0x06 */
schille 1:7a96e635f7a7 948 __IO uint16_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
schille 1:7a96e635f7a7 949 uint16_t RESERVED2; /*!< Reserved, 0x0A */
schille 1:7a96e635f7a7 950 __IO uint16_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
schille 1:7a96e635f7a7 951 uint16_t RESERVED3; /*!< Reserved, 0x0E */
schille 1:7a96e635f7a7 952 __IO uint16_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
schille 1:7a96e635f7a7 953 uint16_t RESERVED4; /*!< Reserved, 0x12 */
schille 1:7a96e635f7a7 954 __IO uint16_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
schille 1:7a96e635f7a7 955 uint16_t RESERVED5; /*!< Reserved, 0x16 */
schille 1:7a96e635f7a7 956 __IO uint16_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
schille 1:7a96e635f7a7 957 uint16_t RESERVED6; /*!< Reserved, 0x1A */
schille 1:7a96e635f7a7 958 } USART_TypeDef;
schille 1:7a96e635f7a7 959
schille 1:7a96e635f7a7 960 /**
schille 1:7a96e635f7a7 961 * @brief Window WATCHDOG
schille 1:7a96e635f7a7 962 */
schille 1:7a96e635f7a7 963
schille 1:7a96e635f7a7 964 typedef struct
schille 1:7a96e635f7a7 965 {
schille 1:7a96e635f7a7 966 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
schille 1:7a96e635f7a7 967 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
schille 1:7a96e635f7a7 968 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
schille 1:7a96e635f7a7 969 } WWDG_TypeDef;
schille 1:7a96e635f7a7 970
schille 1:7a96e635f7a7 971 /**
schille 1:7a96e635f7a7 972 * @brief Crypto Processor
schille 1:7a96e635f7a7 973 */
schille 1:7a96e635f7a7 974
schille 1:7a96e635f7a7 975 typedef struct
schille 1:7a96e635f7a7 976 {
schille 1:7a96e635f7a7 977 __IO uint32_t CR; /*!< CRYP control register, Address offset: 0x00 */
schille 1:7a96e635f7a7 978 __IO uint32_t SR; /*!< CRYP status register, Address offset: 0x04 */
schille 1:7a96e635f7a7 979 __IO uint32_t DR; /*!< CRYP data input register, Address offset: 0x08 */
schille 1:7a96e635f7a7 980 __IO uint32_t DOUT; /*!< CRYP data output register, Address offset: 0x0C */
schille 1:7a96e635f7a7 981 __IO uint32_t DMACR; /*!< CRYP DMA control register, Address offset: 0x10 */
schille 1:7a96e635f7a7 982 __IO uint32_t IMSCR; /*!< CRYP interrupt mask set/clear register, Address offset: 0x14 */
schille 1:7a96e635f7a7 983 __IO uint32_t RISR; /*!< CRYP raw interrupt status register, Address offset: 0x18 */
schille 1:7a96e635f7a7 984 __IO uint32_t MISR; /*!< CRYP masked interrupt status register, Address offset: 0x1C */
schille 1:7a96e635f7a7 985 __IO uint32_t K0LR; /*!< CRYP key left register 0, Address offset: 0x20 */
schille 1:7a96e635f7a7 986 __IO uint32_t K0RR; /*!< CRYP key right register 0, Address offset: 0x24 */
schille 1:7a96e635f7a7 987 __IO uint32_t K1LR; /*!< CRYP key left register 1, Address offset: 0x28 */
schille 1:7a96e635f7a7 988 __IO uint32_t K1RR; /*!< CRYP key right register 1, Address offset: 0x2C */
schille 1:7a96e635f7a7 989 __IO uint32_t K2LR; /*!< CRYP key left register 2, Address offset: 0x30 */
schille 1:7a96e635f7a7 990 __IO uint32_t K2RR; /*!< CRYP key right register 2, Address offset: 0x34 */
schille 1:7a96e635f7a7 991 __IO uint32_t K3LR; /*!< CRYP key left register 3, Address offset: 0x38 */
schille 1:7a96e635f7a7 992 __IO uint32_t K3RR; /*!< CRYP key right register 3, Address offset: 0x3C */
schille 1:7a96e635f7a7 993 __IO uint32_t IV0LR; /*!< CRYP initialization vector left-word register 0, Address offset: 0x40 */
schille 1:7a96e635f7a7 994 __IO uint32_t IV0RR; /*!< CRYP initialization vector right-word register 0, Address offset: 0x44 */
schille 1:7a96e635f7a7 995 __IO uint32_t IV1LR; /*!< CRYP initialization vector left-word register 1, Address offset: 0x48 */
schille 1:7a96e635f7a7 996 __IO uint32_t IV1RR; /*!< CRYP initialization vector right-word register 1, Address offset: 0x4C */
schille 1:7a96e635f7a7 997 __IO uint32_t CSGCMCCM0R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 0, Address offset: 0x50 */
schille 1:7a96e635f7a7 998 __IO uint32_t CSGCMCCM1R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 1, Address offset: 0x54 */
schille 1:7a96e635f7a7 999 __IO uint32_t CSGCMCCM2R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 2, Address offset: 0x58 */
schille 1:7a96e635f7a7 1000 __IO uint32_t CSGCMCCM3R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 3, Address offset: 0x5C */
schille 1:7a96e635f7a7 1001 __IO uint32_t CSGCMCCM4R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 4, Address offset: 0x60 */
schille 1:7a96e635f7a7 1002 __IO uint32_t CSGCMCCM5R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 5, Address offset: 0x64 */
schille 1:7a96e635f7a7 1003 __IO uint32_t CSGCMCCM6R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 6, Address offset: 0x68 */
schille 1:7a96e635f7a7 1004 __IO uint32_t CSGCMCCM7R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 7, Address offset: 0x6C */
schille 1:7a96e635f7a7 1005 __IO uint32_t CSGCM0R; /*!< CRYP GCM/GMAC context swap register 0, Address offset: 0x70 */
schille 1:7a96e635f7a7 1006 __IO uint32_t CSGCM1R; /*!< CRYP GCM/GMAC context swap register 1, Address offset: 0x74 */
schille 1:7a96e635f7a7 1007 __IO uint32_t CSGCM2R; /*!< CRYP GCM/GMAC context swap register 2, Address offset: 0x78 */
schille 1:7a96e635f7a7 1008 __IO uint32_t CSGCM3R; /*!< CRYP GCM/GMAC context swap register 3, Address offset: 0x7C */
schille 1:7a96e635f7a7 1009 __IO uint32_t CSGCM4R; /*!< CRYP GCM/GMAC context swap register 4, Address offset: 0x80 */
schille 1:7a96e635f7a7 1010 __IO uint32_t CSGCM5R; /*!< CRYP GCM/GMAC context swap register 5, Address offset: 0x84 */
schille 1:7a96e635f7a7 1011 __IO uint32_t CSGCM6R; /*!< CRYP GCM/GMAC context swap register 6, Address offset: 0x88 */
schille 1:7a96e635f7a7 1012 __IO uint32_t CSGCM7R; /*!< CRYP GCM/GMAC context swap register 7, Address offset: 0x8C */
schille 1:7a96e635f7a7 1013 } CRYP_TypeDef;
schille 1:7a96e635f7a7 1014
schille 1:7a96e635f7a7 1015 /**
schille 1:7a96e635f7a7 1016 * @brief HASH
schille 1:7a96e635f7a7 1017 */
schille 1:7a96e635f7a7 1018
schille 1:7a96e635f7a7 1019 typedef struct
schille 1:7a96e635f7a7 1020 {
schille 1:7a96e635f7a7 1021 __IO uint32_t CR; /*!< HASH control register, Address offset: 0x00 */
schille 1:7a96e635f7a7 1022 __IO uint32_t DIN; /*!< HASH data input register, Address offset: 0x04 */
schille 1:7a96e635f7a7 1023 __IO uint32_t STR; /*!< HASH start register, Address offset: 0x08 */
schille 1:7a96e635f7a7 1024 __IO uint32_t HR[5]; /*!< HASH digest registers, Address offset: 0x0C-0x1C */
schille 1:7a96e635f7a7 1025 __IO uint32_t IMR; /*!< HASH interrupt enable register, Address offset: 0x20 */
schille 1:7a96e635f7a7 1026 __IO uint32_t SR; /*!< HASH status register, Address offset: 0x24 */
schille 1:7a96e635f7a7 1027 uint32_t RESERVED[52]; /*!< Reserved, 0x28-0xF4 */
schille 1:7a96e635f7a7 1028 __IO uint32_t CSR[54]; /*!< HASH context swap registers, Address offset: 0x0F8-0x1CC */
schille 1:7a96e635f7a7 1029 } HASH_TypeDef;
schille 1:7a96e635f7a7 1030
schille 1:7a96e635f7a7 1031 /**
schille 1:7a96e635f7a7 1032 * @brief HASH_DIGEST
schille 1:7a96e635f7a7 1033 */
schille 1:7a96e635f7a7 1034
schille 1:7a96e635f7a7 1035 typedef struct
schille 1:7a96e635f7a7 1036 {
schille 1:7a96e635f7a7 1037 __IO uint32_t HR[8]; /*!< HASH digest registers, Address offset: 0x310-0x32C */
schille 1:7a96e635f7a7 1038 } HASH_DIGEST_TypeDef;
schille 1:7a96e635f7a7 1039
schille 1:7a96e635f7a7 1040 /**
schille 1:7a96e635f7a7 1041 * @brief RNG
schille 1:7a96e635f7a7 1042 */
schille 1:7a96e635f7a7 1043
schille 1:7a96e635f7a7 1044 typedef struct
schille 1:7a96e635f7a7 1045 {
schille 1:7a96e635f7a7 1046 __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
schille 1:7a96e635f7a7 1047 __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
schille 1:7a96e635f7a7 1048 __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
schille 1:7a96e635f7a7 1049 } RNG_TypeDef;
schille 1:7a96e635f7a7 1050
schille 1:7a96e635f7a7 1051 /**
schille 1:7a96e635f7a7 1052 * @}
schille 1:7a96e635f7a7 1053 */
schille 1:7a96e635f7a7 1054
schille 1:7a96e635f7a7 1055 /** @addtogroup Peripheral_memory_map
schille 1:7a96e635f7a7 1056 * @{
schille 1:7a96e635f7a7 1057 */
schille 1:7a96e635f7a7 1058 #define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH(up to 1 MB) base address in the alias region */
schille 1:7a96e635f7a7 1059 #define CCMDATARAM_BASE ((uint32_t)0x10000000) /*!< CCM(core coupled memory) data RAM(64 KB) base address in the alias region */
schille 1:7a96e635f7a7 1060 #define SRAM1_BASE ((uint32_t)0x20000000) /*!< SRAM1(112 KB) base address in the alias region */
schille 1:7a96e635f7a7 1061 #define SRAM2_BASE ((uint32_t)0x2001C000) /*!< SRAM2(16 KB) base address in the alias region */
schille 1:7a96e635f7a7 1062 #define SRAM3_BASE ((uint32_t)0x20020000) /*!< SRAM3(64 KB) base address in the alias region */
schille 1:7a96e635f7a7 1063 #define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */
schille 1:7a96e635f7a7 1064 #define BKPSRAM_BASE ((uint32_t)0x40024000) /*!< Backup SRAM(4 KB) base address in the alias region */
schille 1:7a96e635f7a7 1065 #define FSMC_R_BASE ((uint32_t)0xA0000000) /*!< FSMC registers base address */
schille 1:7a96e635f7a7 1066
schille 1:7a96e635f7a7 1067 #define CCMDATARAM_BB_BASE ((uint32_t)0x12000000) /*!< CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region */
schille 1:7a96e635f7a7 1068 #define SRAM1_BB_BASE ((uint32_t)0x22000000) /*!< SRAM1(112 KB) base address in the bit-band region */
schille 1:7a96e635f7a7 1069 #define SRAM2_BB_BASE ((uint32_t)0x2201C000) /*!< SRAM2(16 KB) base address in the bit-band region */
schille 1:7a96e635f7a7 1070 #define SRAM3_BB_BASE ((uint32_t)0x22020000) /*!< SRAM3(64 KB) base address in the bit-band region */
schille 1:7a96e635f7a7 1071 #define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */
schille 1:7a96e635f7a7 1072 #define BKPSRAM_BB_BASE ((uint32_t)0x42024000) /*!< Backup SRAM(4 KB) base address in the bit-band region */
schille 1:7a96e635f7a7 1073
schille 1:7a96e635f7a7 1074 /* Legacy defines */
schille 1:7a96e635f7a7 1075 #define SRAM_BASE SRAM1_BASE
schille 1:7a96e635f7a7 1076 #define SRAM_BB_BASE SRAM1_BB_BASE
schille 1:7a96e635f7a7 1077
schille 1:7a96e635f7a7 1078 /*!< Peripheral memory map */
schille 1:7a96e635f7a7 1079 #define APB1PERIPH_BASE PERIPH_BASE
schille 1:7a96e635f7a7 1080 #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000)
schille 1:7a96e635f7a7 1081 #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000)
schille 1:7a96e635f7a7 1082 #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000)
schille 1:7a96e635f7a7 1083
schille 1:7a96e635f7a7 1084 /*!< APB1 peripherals */
schille 1:7a96e635f7a7 1085 #define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
schille 1:7a96e635f7a7 1086 #define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
schille 1:7a96e635f7a7 1087 #define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
schille 1:7a96e635f7a7 1088 #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00)
schille 1:7a96e635f7a7 1089 #define TIM6_BASE (APB1PERIPH_BASE + 0x1000)
schille 1:7a96e635f7a7 1090 #define TIM7_BASE (APB1PERIPH_BASE + 0x1400)
schille 1:7a96e635f7a7 1091 #define TIM12_BASE (APB1PERIPH_BASE + 0x1800)
schille 1:7a96e635f7a7 1092 #define TIM13_BASE (APB1PERIPH_BASE + 0x1C00)
schille 1:7a96e635f7a7 1093 #define TIM14_BASE (APB1PERIPH_BASE + 0x2000)
schille 1:7a96e635f7a7 1094 #define RTC_BASE (APB1PERIPH_BASE + 0x2800)
schille 1:7a96e635f7a7 1095 #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
schille 1:7a96e635f7a7 1096 #define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
schille 1:7a96e635f7a7 1097 #define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400)
schille 1:7a96e635f7a7 1098 #define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
schille 1:7a96e635f7a7 1099 #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)
schille 1:7a96e635f7a7 1100 #define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000)
schille 1:7a96e635f7a7 1101 #define USART2_BASE (APB1PERIPH_BASE + 0x4400)
schille 1:7a96e635f7a7 1102 #define USART3_BASE (APB1PERIPH_BASE + 0x4800)
schille 1:7a96e635f7a7 1103 #define UART4_BASE (APB1PERIPH_BASE + 0x4C00)
schille 1:7a96e635f7a7 1104 #define UART5_BASE (APB1PERIPH_BASE + 0x5000)
schille 1:7a96e635f7a7 1105 #define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
schille 1:7a96e635f7a7 1106 #define I2C2_BASE (APB1PERIPH_BASE + 0x5800)
schille 1:7a96e635f7a7 1107 #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00)
schille 1:7a96e635f7a7 1108 #define CAN1_BASE (APB1PERIPH_BASE + 0x6400)
schille 1:7a96e635f7a7 1109 #define CAN2_BASE (APB1PERIPH_BASE + 0x6800)
schille 1:7a96e635f7a7 1110 #define PWR_BASE (APB1PERIPH_BASE + 0x7000)
schille 1:7a96e635f7a7 1111 #define DAC_BASE (APB1PERIPH_BASE + 0x7400)
schille 1:7a96e635f7a7 1112 #define UART7_BASE (APB1PERIPH_BASE + 0x7800)
schille 1:7a96e635f7a7 1113 #define UART8_BASE (APB1PERIPH_BASE + 0x7C00)
schille 1:7a96e635f7a7 1114
schille 1:7a96e635f7a7 1115 /*!< APB2 peripherals */
schille 1:7a96e635f7a7 1116 #define TIM1_BASE (APB2PERIPH_BASE + 0x0000)
schille 1:7a96e635f7a7 1117 #define TIM8_BASE (APB2PERIPH_BASE + 0x0400)
schille 1:7a96e635f7a7 1118 #define USART1_BASE (APB2PERIPH_BASE + 0x1000)
schille 1:7a96e635f7a7 1119 #define USART6_BASE (APB2PERIPH_BASE + 0x1400)
schille 1:7a96e635f7a7 1120 #define ADC1_BASE (APB2PERIPH_BASE + 0x2000)
schille 1:7a96e635f7a7 1121 #define ADC2_BASE (APB2PERIPH_BASE + 0x2100)
schille 1:7a96e635f7a7 1122 #define ADC3_BASE (APB2PERIPH_BASE + 0x2200)
schille 1:7a96e635f7a7 1123 #define ADC_BASE (APB2PERIPH_BASE + 0x2300)
schille 1:7a96e635f7a7 1124 #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00)
schille 1:7a96e635f7a7 1125 #define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
schille 1:7a96e635f7a7 1126 #define SPI4_BASE (APB2PERIPH_BASE + 0x3400)
schille 1:7a96e635f7a7 1127 #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800)
schille 1:7a96e635f7a7 1128 #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00)
schille 1:7a96e635f7a7 1129 #define TIM9_BASE (APB2PERIPH_BASE + 0x4000)
schille 1:7a96e635f7a7 1130 #define TIM10_BASE (APB2PERIPH_BASE + 0x4400)
schille 1:7a96e635f7a7 1131 #define TIM11_BASE (APB2PERIPH_BASE + 0x4800)
schille 1:7a96e635f7a7 1132 #define SPI5_BASE (APB2PERIPH_BASE + 0x5000)
schille 1:7a96e635f7a7 1133 #define SPI6_BASE (APB2PERIPH_BASE + 0x5400)
schille 1:7a96e635f7a7 1134
schille 1:7a96e635f7a7 1135 /*!< AHB1 peripherals */
schille 1:7a96e635f7a7 1136 #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000)
schille 1:7a96e635f7a7 1137 #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400)
schille 1:7a96e635f7a7 1138 #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800)
schille 1:7a96e635f7a7 1139 #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00)
schille 1:7a96e635f7a7 1140 #define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000)
schille 1:7a96e635f7a7 1141 #define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400)
schille 1:7a96e635f7a7 1142 #define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800)
schille 1:7a96e635f7a7 1143 #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00)
schille 1:7a96e635f7a7 1144 #define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000)
schille 1:7a96e635f7a7 1145
schille 1:7a96e635f7a7 1146 #define CRC_BASE (AHB1PERIPH_BASE + 0x3000)
schille 1:7a96e635f7a7 1147 #define RCC_BASE (AHB1PERIPH_BASE + 0x3800)
schille 1:7a96e635f7a7 1148 #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00)
schille 1:7a96e635f7a7 1149 #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000)
schille 1:7a96e635f7a7 1150 #define DMA1_Stream0_BASE (DMA1_BASE + 0x010)
schille 1:7a96e635f7a7 1151 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028)
schille 1:7a96e635f7a7 1152 #define DMA1_Stream2_BASE (DMA1_BASE + 0x040)
schille 1:7a96e635f7a7 1153 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058)
schille 1:7a96e635f7a7 1154 #define DMA1_Stream4_BASE (DMA1_BASE + 0x070)
schille 1:7a96e635f7a7 1155 #define DMA1_Stream5_BASE (DMA1_BASE + 0x088)
schille 1:7a96e635f7a7 1156 #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0)
schille 1:7a96e635f7a7 1157 #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8)
schille 1:7a96e635f7a7 1158 #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400)
schille 1:7a96e635f7a7 1159 #define DMA2_Stream0_BASE (DMA2_BASE + 0x010)
schille 1:7a96e635f7a7 1160 #define DMA2_Stream1_BASE (DMA2_BASE + 0x028)
schille 1:7a96e635f7a7 1161 #define DMA2_Stream2_BASE (DMA2_BASE + 0x040)
schille 1:7a96e635f7a7 1162 #define DMA2_Stream3_BASE (DMA2_BASE + 0x058)
schille 1:7a96e635f7a7 1163 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070)
schille 1:7a96e635f7a7 1164 #define DMA2_Stream5_BASE (DMA2_BASE + 0x088)
schille 1:7a96e635f7a7 1165 #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0)
schille 1:7a96e635f7a7 1166 #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8)
schille 1:7a96e635f7a7 1167 #define ETH_BASE (AHB1PERIPH_BASE + 0x8000)
schille 1:7a96e635f7a7 1168 #define ETH_MAC_BASE (ETH_BASE)
schille 1:7a96e635f7a7 1169 #define ETH_MMC_BASE (ETH_BASE + 0x0100)
schille 1:7a96e635f7a7 1170 #define ETH_PTP_BASE (ETH_BASE + 0x0700)
schille 1:7a96e635f7a7 1171 #define ETH_DMA_BASE (ETH_BASE + 0x1000)
schille 1:7a96e635f7a7 1172
schille 1:7a96e635f7a7 1173 /*!< AHB2 peripherals */
schille 1:7a96e635f7a7 1174 #define DCMI_BASE (AHB2PERIPH_BASE + 0x50000)
schille 1:7a96e635f7a7 1175 #define CRYP_BASE (AHB2PERIPH_BASE + 0x60000)
schille 1:7a96e635f7a7 1176 #define HASH_BASE (AHB2PERIPH_BASE + 0x60400)
schille 1:7a96e635f7a7 1177 #define HASH_DIGEST_BASE (AHB2PERIPH_BASE + 0x60710)
schille 1:7a96e635f7a7 1178 #define RNG_BASE (AHB2PERIPH_BASE + 0x60800)
schille 1:7a96e635f7a7 1179
schille 1:7a96e635f7a7 1180 /*!< FSMC Bankx registers base address */
schille 1:7a96e635f7a7 1181 #define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000)
schille 1:7a96e635f7a7 1182 #define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104)
schille 1:7a96e635f7a7 1183 #define FSMC_Bank2_R_BASE (FSMC_R_BASE + 0x0060)
schille 1:7a96e635f7a7 1184 #define FSMC_Bank3_R_BASE (FSMC_R_BASE + 0x0080)
schille 1:7a96e635f7a7 1185 #define FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0)
schille 1:7a96e635f7a7 1186
schille 1:7a96e635f7a7 1187 /* Debug MCU registers base address */
schille 1:7a96e635f7a7 1188 #define DBGMCU_BASE ((uint32_t )0xE0042000)
schille 1:7a96e635f7a7 1189
schille 1:7a96e635f7a7 1190 /**
schille 1:7a96e635f7a7 1191 * @}
schille 1:7a96e635f7a7 1192 */
schille 1:7a96e635f7a7 1193
schille 1:7a96e635f7a7 1194 /** @addtogroup Peripheral_declaration
schille 1:7a96e635f7a7 1195 * @{
schille 1:7a96e635f7a7 1196 */
schille 1:7a96e635f7a7 1197 #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
schille 1:7a96e635f7a7 1198 #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
schille 1:7a96e635f7a7 1199 #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
schille 1:7a96e635f7a7 1200 #define TIM5 ((TIM_TypeDef *) TIM5_BASE)
schille 1:7a96e635f7a7 1201 #define TIM6 ((TIM_TypeDef *) TIM6_BASE)
schille 1:7a96e635f7a7 1202 #define TIM7 ((TIM_TypeDef *) TIM7_BASE)
schille 1:7a96e635f7a7 1203 #define TIM12 ((TIM_TypeDef *) TIM12_BASE)
schille 1:7a96e635f7a7 1204 #define TIM13 ((TIM_TypeDef *) TIM13_BASE)
schille 1:7a96e635f7a7 1205 #define TIM14 ((TIM_TypeDef *) TIM14_BASE)
schille 1:7a96e635f7a7 1206 #define RTC ((RTC_TypeDef *) RTC_BASE)
schille 1:7a96e635f7a7 1207 #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
schille 1:7a96e635f7a7 1208 #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
schille 1:7a96e635f7a7 1209 #define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE)
schille 1:7a96e635f7a7 1210 #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
schille 1:7a96e635f7a7 1211 #define SPI3 ((SPI_TypeDef *) SPI3_BASE)
schille 1:7a96e635f7a7 1212 #define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE)
schille 1:7a96e635f7a7 1213 #define USART2 ((USART_TypeDef *) USART2_BASE)
schille 1:7a96e635f7a7 1214 #define USART3 ((USART_TypeDef *) USART3_BASE)
schille 1:7a96e635f7a7 1215 #define UART4 ((USART_TypeDef *) UART4_BASE)
schille 1:7a96e635f7a7 1216 #define UART5 ((USART_TypeDef *) UART5_BASE)
schille 1:7a96e635f7a7 1217 #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
schille 1:7a96e635f7a7 1218 #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
schille 1:7a96e635f7a7 1219 #define I2C3 ((I2C_TypeDef *) I2C3_BASE)
schille 1:7a96e635f7a7 1220 #define CAN1 ((CAN_TypeDef *) CAN1_BASE)
schille 1:7a96e635f7a7 1221 #define CAN2 ((CAN_TypeDef *) CAN2_BASE)
schille 1:7a96e635f7a7 1222 #define PWR ((PWR_TypeDef *) PWR_BASE)
schille 1:7a96e635f7a7 1223 #define DAC ((DAC_TypeDef *) DAC_BASE)
schille 1:7a96e635f7a7 1224 #define UART7 ((USART_TypeDef *) UART7_BASE)
schille 1:7a96e635f7a7 1225 #define UART8 ((USART_TypeDef *) UART8_BASE)
schille 1:7a96e635f7a7 1226 #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
schille 1:7a96e635f7a7 1227 #define TIM8 ((TIM_TypeDef *) TIM8_BASE)
schille 1:7a96e635f7a7 1228 #define USART1 ((USART_TypeDef *) USART1_BASE)
schille 1:7a96e635f7a7 1229 #define USART6 ((USART_TypeDef *) USART6_BASE)
schille 1:7a96e635f7a7 1230 #define ADC ((ADC_Common_TypeDef *) ADC_BASE)
schille 1:7a96e635f7a7 1231 #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
schille 1:7a96e635f7a7 1232 #define ADC2 ((ADC_TypeDef *) ADC2_BASE)
schille 1:7a96e635f7a7 1233 #define ADC3 ((ADC_TypeDef *) ADC3_BASE)
schille 1:7a96e635f7a7 1234 #define SDIO ((SDIO_TypeDef *) SDIO_BASE)
schille 1:7a96e635f7a7 1235 #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
schille 1:7a96e635f7a7 1236 #define SPI4 ((SPI_TypeDef *) SPI4_BASE)
schille 1:7a96e635f7a7 1237 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
schille 1:7a96e635f7a7 1238 #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
schille 1:7a96e635f7a7 1239 #define TIM9 ((TIM_TypeDef *) TIM9_BASE)
schille 1:7a96e635f7a7 1240 #define TIM10 ((TIM_TypeDef *) TIM10_BASE)
schille 1:7a96e635f7a7 1241 #define TIM11 ((TIM_TypeDef *) TIM11_BASE)
schille 1:7a96e635f7a7 1242 #define SPI5 ((SPI_TypeDef *) SPI5_BASE)
schille 1:7a96e635f7a7 1243 #define SPI6 ((SPI_TypeDef *) SPI6_BASE)
schille 1:7a96e635f7a7 1244
schille 1:7a96e635f7a7 1245 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
schille 1:7a96e635f7a7 1246 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
schille 1:7a96e635f7a7 1247 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
schille 1:7a96e635f7a7 1248 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
schille 1:7a96e635f7a7 1249 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
schille 1:7a96e635f7a7 1250 #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
schille 1:7a96e635f7a7 1251 #define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
schille 1:7a96e635f7a7 1252 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
schille 1:7a96e635f7a7 1253 #define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)
schille 1:7a96e635f7a7 1254
schille 1:7a96e635f7a7 1255 #define CRC ((CRC_TypeDef *) CRC_BASE)
schille 1:7a96e635f7a7 1256 #define RCC ((RCC_TypeDef *) RCC_BASE)
schille 1:7a96e635f7a7 1257 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
schille 1:7a96e635f7a7 1258 #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
schille 1:7a96e635f7a7 1259 #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
schille 1:7a96e635f7a7 1260 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
schille 1:7a96e635f7a7 1261 #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
schille 1:7a96e635f7a7 1262 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
schille 1:7a96e635f7a7 1263 #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
schille 1:7a96e635f7a7 1264 #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
schille 1:7a96e635f7a7 1265 #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
schille 1:7a96e635f7a7 1266 #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
schille 1:7a96e635f7a7 1267 #define DMA2 ((DMA_TypeDef *) DMA2_BASE)
schille 1:7a96e635f7a7 1268 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
schille 1:7a96e635f7a7 1269 #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
schille 1:7a96e635f7a7 1270 #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
schille 1:7a96e635f7a7 1271 #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
schille 1:7a96e635f7a7 1272 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
schille 1:7a96e635f7a7 1273 #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
schille 1:7a96e635f7a7 1274 #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
schille 1:7a96e635f7a7 1275 #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
schille 1:7a96e635f7a7 1276 #define ETH ((ETH_TypeDef *) ETH_BASE)
schille 1:7a96e635f7a7 1277 #define DCMI ((DCMI_TypeDef *) DCMI_BASE)
schille 1:7a96e635f7a7 1278 #define CRYP ((CRYP_TypeDef *) CRYP_BASE)
schille 1:7a96e635f7a7 1279 #define HASH ((HASH_TypeDef *) HASH_BASE)
schille 1:7a96e635f7a7 1280 #define HASH_DIGEST ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE)
schille 1:7a96e635f7a7 1281 #define RNG ((RNG_TypeDef *) RNG_BASE)
schille 1:7a96e635f7a7 1282 #define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
schille 1:7a96e635f7a7 1283 #define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
schille 1:7a96e635f7a7 1284 #define FSMC_Bank2 ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)
schille 1:7a96e635f7a7 1285 #define FSMC_Bank3 ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)
schille 1:7a96e635f7a7 1286 #define FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
schille 1:7a96e635f7a7 1287 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
schille 1:7a96e635f7a7 1288
schille 1:7a96e635f7a7 1289 /**
schille 1:7a96e635f7a7 1290 * @}
schille 1:7a96e635f7a7 1291 */
schille 1:7a96e635f7a7 1292
schille 1:7a96e635f7a7 1293 /** @addtogroup Exported_constants
schille 1:7a96e635f7a7 1294 * @{
schille 1:7a96e635f7a7 1295 */
schille 1:7a96e635f7a7 1296
schille 1:7a96e635f7a7 1297 /** @addtogroup Peripheral_Registers_Bits_Definition
schille 1:7a96e635f7a7 1298 * @{
schille 1:7a96e635f7a7 1299 */
schille 1:7a96e635f7a7 1300
schille 1:7a96e635f7a7 1301 /******************************************************************************/
schille 1:7a96e635f7a7 1302 /* Peripheral Registers_Bits_Definition */
schille 1:7a96e635f7a7 1303 /******************************************************************************/
schille 1:7a96e635f7a7 1304
schille 1:7a96e635f7a7 1305 /******************************************************************************/
schille 1:7a96e635f7a7 1306 /* */
schille 1:7a96e635f7a7 1307 /* Analog to Digital Converter */
schille 1:7a96e635f7a7 1308 /* */
schille 1:7a96e635f7a7 1309 /******************************************************************************/
schille 1:7a96e635f7a7 1310 /******************** Bit definition for ADC_SR register ********************/
schille 1:7a96e635f7a7 1311 #define ADC_SR_AWD ((uint8_t)0x01) /*!<Analog watchdog flag */
schille 1:7a96e635f7a7 1312 #define ADC_SR_EOC ((uint8_t)0x02) /*!<End of conversion */
schille 1:7a96e635f7a7 1313 #define ADC_SR_JEOC ((uint8_t)0x04) /*!<Injected channel end of conversion */
schille 1:7a96e635f7a7 1314 #define ADC_SR_JSTRT ((uint8_t)0x08) /*!<Injected channel Start flag */
schille 1:7a96e635f7a7 1315 #define ADC_SR_STRT ((uint8_t)0x10) /*!<Regular channel Start flag */
schille 1:7a96e635f7a7 1316 #define ADC_SR_OVR ((uint8_t)0x20) /*!<Overrun flag */
schille 1:7a96e635f7a7 1317
schille 1:7a96e635f7a7 1318 /******************* Bit definition for ADC_CR1 register ********************/
schille 1:7a96e635f7a7 1319 #define ADC_CR1_AWDCH ((uint32_t)0x0000001F) /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
schille 1:7a96e635f7a7 1320 #define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 1321 #define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 1322 #define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 1323 #define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 1324 #define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 1325 #define ADC_CR1_EOCIE ((uint32_t)0x00000020) /*!<Interrupt enable for EOC */
schille 1:7a96e635f7a7 1326 #define ADC_CR1_AWDIE ((uint32_t)0x00000040) /*!<AAnalog Watchdog interrupt enable */
schille 1:7a96e635f7a7 1327 #define ADC_CR1_JEOCIE ((uint32_t)0x00000080) /*!<Interrupt enable for injected channels */
schille 1:7a96e635f7a7 1328 #define ADC_CR1_SCAN ((uint32_t)0x00000100) /*!<Scan mode */
schille 1:7a96e635f7a7 1329 #define ADC_CR1_AWDSGL ((uint32_t)0x00000200) /*!<Enable the watchdog on a single channel in scan mode */
schille 1:7a96e635f7a7 1330 #define ADC_CR1_JAUTO ((uint32_t)0x00000400) /*!<Automatic injected group conversion */
schille 1:7a96e635f7a7 1331 #define ADC_CR1_DISCEN ((uint32_t)0x00000800) /*!<Discontinuous mode on regular channels */
schille 1:7a96e635f7a7 1332 #define ADC_CR1_JDISCEN ((uint32_t)0x00001000) /*!<Discontinuous mode on injected channels */
schille 1:7a96e635f7a7 1333 #define ADC_CR1_DISCNUM ((uint32_t)0x0000E000) /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
schille 1:7a96e635f7a7 1334 #define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1335 #define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1336 #define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1337 #define ADC_CR1_JAWDEN ((uint32_t)0x00400000) /*!<Analog watchdog enable on injected channels */
schille 1:7a96e635f7a7 1338 #define ADC_CR1_AWDEN ((uint32_t)0x00800000) /*!<Analog watchdog enable on regular channels */
schille 1:7a96e635f7a7 1339 #define ADC_CR1_RES ((uint32_t)0x03000000) /*!<RES[2:0] bits (Resolution) */
schille 1:7a96e635f7a7 1340 #define ADC_CR1_RES_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1341 #define ADC_CR1_RES_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1342 #define ADC_CR1_OVRIE ((uint32_t)0x04000000) /*!<overrun interrupt enable */
schille 1:7a96e635f7a7 1343
schille 1:7a96e635f7a7 1344 /******************* Bit definition for ADC_CR2 register ********************/
schille 1:7a96e635f7a7 1345 #define ADC_CR2_ADON ((uint32_t)0x00000001) /*!<A/D Converter ON / OFF */
schille 1:7a96e635f7a7 1346 #define ADC_CR2_CONT ((uint32_t)0x00000002) /*!<Continuous Conversion */
schille 1:7a96e635f7a7 1347 #define ADC_CR2_DMA ((uint32_t)0x00000100) /*!<Direct Memory access mode */
schille 1:7a96e635f7a7 1348 #define ADC_CR2_DDS ((uint32_t)0x00000200) /*!<DMA disable selection (Single ADC) */
schille 1:7a96e635f7a7 1349 #define ADC_CR2_EOCS ((uint32_t)0x00000400) /*!<End of conversion selection */
schille 1:7a96e635f7a7 1350 #define ADC_CR2_ALIGN ((uint32_t)0x00000800) /*!<Data Alignment */
schille 1:7a96e635f7a7 1351 #define ADC_CR2_JEXTSEL ((uint32_t)0x000F0000) /*!<JEXTSEL[3:0] bits (External event select for injected group) */
schille 1:7a96e635f7a7 1352 #define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1353 #define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1354 #define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1355 #define ADC_CR2_JEXTSEL_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1356 #define ADC_CR2_JEXTEN ((uint32_t)0x00300000) /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
schille 1:7a96e635f7a7 1357 #define ADC_CR2_JEXTEN_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1358 #define ADC_CR2_JEXTEN_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1359 #define ADC_CR2_JSWSTART ((uint32_t)0x00400000) /*!<Start Conversion of injected channels */
schille 1:7a96e635f7a7 1360 #define ADC_CR2_EXTSEL ((uint32_t)0x0F000000) /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
schille 1:7a96e635f7a7 1361 #define ADC_CR2_EXTSEL_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1362 #define ADC_CR2_EXTSEL_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1363 #define ADC_CR2_EXTSEL_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1364 #define ADC_CR2_EXTSEL_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1365 #define ADC_CR2_EXTEN ((uint32_t)0x30000000) /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
schille 1:7a96e635f7a7 1366 #define ADC_CR2_EXTEN_0 ((uint32_t)0x10000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1367 #define ADC_CR2_EXTEN_1 ((uint32_t)0x20000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1368 #define ADC_CR2_SWSTART ((uint32_t)0x40000000) /*!<Start Conversion of regular channels */
schille 1:7a96e635f7a7 1369
schille 1:7a96e635f7a7 1370 /****************** Bit definition for ADC_SMPR1 register *******************/
schille 1:7a96e635f7a7 1371 #define ADC_SMPR1_SMP10 ((uint32_t)0x00000007) /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
schille 1:7a96e635f7a7 1372 #define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 1373 #define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 1374 #define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 1375 #define ADC_SMPR1_SMP11 ((uint32_t)0x00000038) /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
schille 1:7a96e635f7a7 1376 #define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008) /*!<Bit 0 */
schille 1:7a96e635f7a7 1377 #define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010) /*!<Bit 1 */
schille 1:7a96e635f7a7 1378 #define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020) /*!<Bit 2 */
schille 1:7a96e635f7a7 1379 #define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0) /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
schille 1:7a96e635f7a7 1380 #define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040) /*!<Bit 0 */
schille 1:7a96e635f7a7 1381 #define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080) /*!<Bit 1 */
schille 1:7a96e635f7a7 1382 #define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100) /*!<Bit 2 */
schille 1:7a96e635f7a7 1383 #define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00) /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
schille 1:7a96e635f7a7 1384 #define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200) /*!<Bit 0 */
schille 1:7a96e635f7a7 1385 #define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400) /*!<Bit 1 */
schille 1:7a96e635f7a7 1386 #define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800) /*!<Bit 2 */
schille 1:7a96e635f7a7 1387 #define ADC_SMPR1_SMP14 ((uint32_t)0x00007000) /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
schille 1:7a96e635f7a7 1388 #define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1389 #define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1390 #define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1391 #define ADC_SMPR1_SMP15 ((uint32_t)0x00038000) /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
schille 1:7a96e635f7a7 1392 #define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1393 #define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1394 #define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1395 #define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000) /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
schille 1:7a96e635f7a7 1396 #define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1397 #define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1398 #define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1399 #define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000) /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
schille 1:7a96e635f7a7 1400 #define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1401 #define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1402 #define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1403 #define ADC_SMPR1_SMP18 ((uint32_t)0x07000000) /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
schille 1:7a96e635f7a7 1404 #define ADC_SMPR1_SMP18_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1405 #define ADC_SMPR1_SMP18_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1406 #define ADC_SMPR1_SMP18_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1407
schille 1:7a96e635f7a7 1408 /****************** Bit definition for ADC_SMPR2 register *******************/
schille 1:7a96e635f7a7 1409 #define ADC_SMPR2_SMP0 ((uint32_t)0x00000007) /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
schille 1:7a96e635f7a7 1410 #define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 1411 #define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 1412 #define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 1413 #define ADC_SMPR2_SMP1 ((uint32_t)0x00000038) /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
schille 1:7a96e635f7a7 1414 #define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008) /*!<Bit 0 */
schille 1:7a96e635f7a7 1415 #define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010) /*!<Bit 1 */
schille 1:7a96e635f7a7 1416 #define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020) /*!<Bit 2 */
schille 1:7a96e635f7a7 1417 #define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0) /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
schille 1:7a96e635f7a7 1418 #define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040) /*!<Bit 0 */
schille 1:7a96e635f7a7 1419 #define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080) /*!<Bit 1 */
schille 1:7a96e635f7a7 1420 #define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100) /*!<Bit 2 */
schille 1:7a96e635f7a7 1421 #define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00) /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
schille 1:7a96e635f7a7 1422 #define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200) /*!<Bit 0 */
schille 1:7a96e635f7a7 1423 #define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400) /*!<Bit 1 */
schille 1:7a96e635f7a7 1424 #define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800) /*!<Bit 2 */
schille 1:7a96e635f7a7 1425 #define ADC_SMPR2_SMP4 ((uint32_t)0x00007000) /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
schille 1:7a96e635f7a7 1426 #define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1427 #define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1428 #define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1429 #define ADC_SMPR2_SMP5 ((uint32_t)0x00038000) /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
schille 1:7a96e635f7a7 1430 #define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1431 #define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1432 #define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1433 #define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000) /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
schille 1:7a96e635f7a7 1434 #define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1435 #define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1436 #define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1437 #define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000) /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
schille 1:7a96e635f7a7 1438 #define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1439 #define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1440 #define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1441 #define ADC_SMPR2_SMP8 ((uint32_t)0x07000000) /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
schille 1:7a96e635f7a7 1442 #define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1443 #define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1444 #define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1445 #define ADC_SMPR2_SMP9 ((uint32_t)0x38000000) /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
schille 1:7a96e635f7a7 1446 #define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1447 #define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1448 #define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1449
schille 1:7a96e635f7a7 1450 /****************** Bit definition for ADC_JOFR1 register *******************/
schille 1:7a96e635f7a7 1451 #define ADC_JOFR1_JOFFSET1 ((uint16_t)0x0FFF) /*!<Data offset for injected channel 1 */
schille 1:7a96e635f7a7 1452
schille 1:7a96e635f7a7 1453 /****************** Bit definition for ADC_JOFR2 register *******************/
schille 1:7a96e635f7a7 1454 #define ADC_JOFR2_JOFFSET2 ((uint16_t)0x0FFF) /*!<Data offset for injected channel 2 */
schille 1:7a96e635f7a7 1455
schille 1:7a96e635f7a7 1456 /****************** Bit definition for ADC_JOFR3 register *******************/
schille 1:7a96e635f7a7 1457 #define ADC_JOFR3_JOFFSET3 ((uint16_t)0x0FFF) /*!<Data offset for injected channel 3 */
schille 1:7a96e635f7a7 1458
schille 1:7a96e635f7a7 1459 /****************** Bit definition for ADC_JOFR4 register *******************/
schille 1:7a96e635f7a7 1460 #define ADC_JOFR4_JOFFSET4 ((uint16_t)0x0FFF) /*!<Data offset for injected channel 4 */
schille 1:7a96e635f7a7 1461
schille 1:7a96e635f7a7 1462 /******************* Bit definition for ADC_HTR register ********************/
schille 1:7a96e635f7a7 1463 #define ADC_HTR_HT ((uint16_t)0x0FFF) /*!<Analog watchdog high threshold */
schille 1:7a96e635f7a7 1464
schille 1:7a96e635f7a7 1465 /******************* Bit definition for ADC_LTR register ********************/
schille 1:7a96e635f7a7 1466 #define ADC_LTR_LT ((uint16_t)0x0FFF) /*!<Analog watchdog low threshold */
schille 1:7a96e635f7a7 1467
schille 1:7a96e635f7a7 1468 /******************* Bit definition for ADC_SQR1 register *******************/
schille 1:7a96e635f7a7 1469 #define ADC_SQR1_SQ13 ((uint32_t)0x0000001F) /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
schille 1:7a96e635f7a7 1470 #define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 1471 #define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 1472 #define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 1473 #define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 1474 #define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 1475 #define ADC_SQR1_SQ14 ((uint32_t)0x000003E0) /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
schille 1:7a96e635f7a7 1476 #define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020) /*!<Bit 0 */
schille 1:7a96e635f7a7 1477 #define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040) /*!<Bit 1 */
schille 1:7a96e635f7a7 1478 #define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080) /*!<Bit 2 */
schille 1:7a96e635f7a7 1479 #define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100) /*!<Bit 3 */
schille 1:7a96e635f7a7 1480 #define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200) /*!<Bit 4 */
schille 1:7a96e635f7a7 1481 #define ADC_SQR1_SQ15 ((uint32_t)0x00007C00) /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
schille 1:7a96e635f7a7 1482 #define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400) /*!<Bit 0 */
schille 1:7a96e635f7a7 1483 #define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800) /*!<Bit 1 */
schille 1:7a96e635f7a7 1484 #define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1485 #define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1486 #define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1487 #define ADC_SQR1_SQ16 ((uint32_t)0x000F8000) /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
schille 1:7a96e635f7a7 1488 #define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1489 #define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1490 #define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1491 #define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1492 #define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1493 #define ADC_SQR1_L ((uint32_t)0x00F00000) /*!<L[3:0] bits (Regular channel sequence length) */
schille 1:7a96e635f7a7 1494 #define ADC_SQR1_L_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1495 #define ADC_SQR1_L_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1496 #define ADC_SQR1_L_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1497 #define ADC_SQR1_L_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1498
schille 1:7a96e635f7a7 1499 /******************* Bit definition for ADC_SQR2 register *******************/
schille 1:7a96e635f7a7 1500 #define ADC_SQR2_SQ7 ((uint32_t)0x0000001F) /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
schille 1:7a96e635f7a7 1501 #define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 1502 #define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 1503 #define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 1504 #define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 1505 #define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 1506 #define ADC_SQR2_SQ8 ((uint32_t)0x000003E0) /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
schille 1:7a96e635f7a7 1507 #define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020) /*!<Bit 0 */
schille 1:7a96e635f7a7 1508 #define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040) /*!<Bit 1 */
schille 1:7a96e635f7a7 1509 #define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080) /*!<Bit 2 */
schille 1:7a96e635f7a7 1510 #define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100) /*!<Bit 3 */
schille 1:7a96e635f7a7 1511 #define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200) /*!<Bit 4 */
schille 1:7a96e635f7a7 1512 #define ADC_SQR2_SQ9 ((uint32_t)0x00007C00) /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
schille 1:7a96e635f7a7 1513 #define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400) /*!<Bit 0 */
schille 1:7a96e635f7a7 1514 #define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800) /*!<Bit 1 */
schille 1:7a96e635f7a7 1515 #define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1516 #define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1517 #define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1518 #define ADC_SQR2_SQ10 ((uint32_t)0x000F8000) /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
schille 1:7a96e635f7a7 1519 #define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1520 #define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1521 #define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1522 #define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1523 #define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1524 #define ADC_SQR2_SQ11 ((uint32_t)0x01F00000) /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
schille 1:7a96e635f7a7 1525 #define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1526 #define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1527 #define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1528 #define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1529 #define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1530 #define ADC_SQR2_SQ12 ((uint32_t)0x3E000000) /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
schille 1:7a96e635f7a7 1531 #define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1532 #define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1533 #define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1534 #define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1535 #define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1536
schille 1:7a96e635f7a7 1537 /******************* Bit definition for ADC_SQR3 register *******************/
schille 1:7a96e635f7a7 1538 #define ADC_SQR3_SQ1 ((uint32_t)0x0000001F) /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
schille 1:7a96e635f7a7 1539 #define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 1540 #define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 1541 #define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 1542 #define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 1543 #define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 1544 #define ADC_SQR3_SQ2 ((uint32_t)0x000003E0) /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
schille 1:7a96e635f7a7 1545 #define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020) /*!<Bit 0 */
schille 1:7a96e635f7a7 1546 #define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040) /*!<Bit 1 */
schille 1:7a96e635f7a7 1547 #define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080) /*!<Bit 2 */
schille 1:7a96e635f7a7 1548 #define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100) /*!<Bit 3 */
schille 1:7a96e635f7a7 1549 #define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200) /*!<Bit 4 */
schille 1:7a96e635f7a7 1550 #define ADC_SQR3_SQ3 ((uint32_t)0x00007C00) /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
schille 1:7a96e635f7a7 1551 #define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400) /*!<Bit 0 */
schille 1:7a96e635f7a7 1552 #define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800) /*!<Bit 1 */
schille 1:7a96e635f7a7 1553 #define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1554 #define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1555 #define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1556 #define ADC_SQR3_SQ4 ((uint32_t)0x000F8000) /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
schille 1:7a96e635f7a7 1557 #define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1558 #define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1559 #define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1560 #define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1561 #define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1562 #define ADC_SQR3_SQ5 ((uint32_t)0x01F00000) /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
schille 1:7a96e635f7a7 1563 #define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1564 #define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1565 #define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1566 #define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1567 #define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1568 #define ADC_SQR3_SQ6 ((uint32_t)0x3E000000) /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
schille 1:7a96e635f7a7 1569 #define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1570 #define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1571 #define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1572 #define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1573 #define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1574
schille 1:7a96e635f7a7 1575 /******************* Bit definition for ADC_JSQR register *******************/
schille 1:7a96e635f7a7 1576 #define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F) /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
schille 1:7a96e635f7a7 1577 #define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 1578 #define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 1579 #define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 1580 #define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 1581 #define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 1582 #define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0) /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
schille 1:7a96e635f7a7 1583 #define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020) /*!<Bit 0 */
schille 1:7a96e635f7a7 1584 #define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040) /*!<Bit 1 */
schille 1:7a96e635f7a7 1585 #define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080) /*!<Bit 2 */
schille 1:7a96e635f7a7 1586 #define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100) /*!<Bit 3 */
schille 1:7a96e635f7a7 1587 #define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200) /*!<Bit 4 */
schille 1:7a96e635f7a7 1588 #define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00) /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
schille 1:7a96e635f7a7 1589 #define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400) /*!<Bit 0 */
schille 1:7a96e635f7a7 1590 #define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800) /*!<Bit 1 */
schille 1:7a96e635f7a7 1591 #define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1592 #define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1593 #define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1594 #define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000) /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
schille 1:7a96e635f7a7 1595 #define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1596 #define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1597 #define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000) /*!<Bit 2 */
schille 1:7a96e635f7a7 1598 #define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000) /*!<Bit 3 */
schille 1:7a96e635f7a7 1599 #define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000) /*!<Bit 4 */
schille 1:7a96e635f7a7 1600 #define ADC_JSQR_JL ((uint32_t)0x00300000) /*!<JL[1:0] bits (Injected Sequence length) */
schille 1:7a96e635f7a7 1601 #define ADC_JSQR_JL_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1602 #define ADC_JSQR_JL_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1603
schille 1:7a96e635f7a7 1604 /******************* Bit definition for ADC_JDR1 register *******************/
schille 1:7a96e635f7a7 1605 #define ADC_JDR1_JDATA ((uint16_t)0xFFFF) /*!<Injected data */
schille 1:7a96e635f7a7 1606
schille 1:7a96e635f7a7 1607 /******************* Bit definition for ADC_JDR2 register *******************/
schille 1:7a96e635f7a7 1608 #define ADC_JDR2_JDATA ((uint16_t)0xFFFF) /*!<Injected data */
schille 1:7a96e635f7a7 1609
schille 1:7a96e635f7a7 1610 /******************* Bit definition for ADC_JDR3 register *******************/
schille 1:7a96e635f7a7 1611 #define ADC_JDR3_JDATA ((uint16_t)0xFFFF) /*!<Injected data */
schille 1:7a96e635f7a7 1612
schille 1:7a96e635f7a7 1613 /******************* Bit definition for ADC_JDR4 register *******************/
schille 1:7a96e635f7a7 1614 #define ADC_JDR4_JDATA ((uint16_t)0xFFFF) /*!<Injected data */
schille 1:7a96e635f7a7 1615
schille 1:7a96e635f7a7 1616 /******************** Bit definition for ADC_DR register ********************/
schille 1:7a96e635f7a7 1617 #define ADC_DR_DATA ((uint32_t)0x0000FFFF) /*!<Regular data */
schille 1:7a96e635f7a7 1618 #define ADC_DR_ADC2DATA ((uint32_t)0xFFFF0000) /*!<ADC2 data */
schille 1:7a96e635f7a7 1619
schille 1:7a96e635f7a7 1620 /******************* Bit definition for ADC_CSR register ********************/
schille 1:7a96e635f7a7 1621 #define ADC_CSR_AWD1 ((uint32_t)0x00000001) /*!<ADC1 Analog watchdog flag */
schille 1:7a96e635f7a7 1622 #define ADC_CSR_EOC1 ((uint32_t)0x00000002) /*!<ADC1 End of conversion */
schille 1:7a96e635f7a7 1623 #define ADC_CSR_JEOC1 ((uint32_t)0x00000004) /*!<ADC1 Injected channel end of conversion */
schille 1:7a96e635f7a7 1624 #define ADC_CSR_JSTRT1 ((uint32_t)0x00000008) /*!<ADC1 Injected channel Start flag */
schille 1:7a96e635f7a7 1625 #define ADC_CSR_STRT1 ((uint32_t)0x00000010) /*!<ADC1 Regular channel Start flag */
schille 1:7a96e635f7a7 1626 #define ADC_CSR_DOVR1 ((uint32_t)0x00000020) /*!<ADC1 DMA overrun flag */
schille 1:7a96e635f7a7 1627 #define ADC_CSR_AWD2 ((uint32_t)0x00000100) /*!<ADC2 Analog watchdog flag */
schille 1:7a96e635f7a7 1628 #define ADC_CSR_EOC2 ((uint32_t)0x00000200) /*!<ADC2 End of conversion */
schille 1:7a96e635f7a7 1629 #define ADC_CSR_JEOC2 ((uint32_t)0x00000400) /*!<ADC2 Injected channel end of conversion */
schille 1:7a96e635f7a7 1630 #define ADC_CSR_JSTRT2 ((uint32_t)0x00000800) /*!<ADC2 Injected channel Start flag */
schille 1:7a96e635f7a7 1631 #define ADC_CSR_STRT2 ((uint32_t)0x00001000) /*!<ADC2 Regular channel Start flag */
schille 1:7a96e635f7a7 1632 #define ADC_CSR_DOVR2 ((uint32_t)0x00002000) /*!<ADC2 DMA overrun flag */
schille 1:7a96e635f7a7 1633 #define ADC_CSR_AWD3 ((uint32_t)0x00010000) /*!<ADC3 Analog watchdog flag */
schille 1:7a96e635f7a7 1634 #define ADC_CSR_EOC3 ((uint32_t)0x00020000) /*!<ADC3 End of conversion */
schille 1:7a96e635f7a7 1635 #define ADC_CSR_JEOC3 ((uint32_t)0x00040000) /*!<ADC3 Injected channel end of conversion */
schille 1:7a96e635f7a7 1636 #define ADC_CSR_JSTRT3 ((uint32_t)0x00080000) /*!<ADC3 Injected channel Start flag */
schille 1:7a96e635f7a7 1637 #define ADC_CSR_STRT3 ((uint32_t)0x00100000) /*!<ADC3 Regular channel Start flag */
schille 1:7a96e635f7a7 1638 #define ADC_CSR_DOVR3 ((uint32_t)0x00200000) /*!<ADC3 DMA overrun flag */
schille 1:7a96e635f7a7 1639
schille 1:7a96e635f7a7 1640 /******************* Bit definition for ADC_CCR register ********************/
schille 1:7a96e635f7a7 1641 #define ADC_CCR_MULTI ((uint32_t)0x0000001F) /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
schille 1:7a96e635f7a7 1642 #define ADC_CCR_MULTI_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 1643 #define ADC_CCR_MULTI_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 1644 #define ADC_CCR_MULTI_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 1645 #define ADC_CCR_MULTI_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 1646 #define ADC_CCR_MULTI_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 1647 #define ADC_CCR_DELAY ((uint32_t)0x00000F00) /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
schille 1:7a96e635f7a7 1648 #define ADC_CCR_DELAY_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 1649 #define ADC_CCR_DELAY_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 1650 #define ADC_CCR_DELAY_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 1651 #define ADC_CCR_DELAY_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 1652 #define ADC_CCR_DDS ((uint32_t)0x00002000) /*!<DMA disable selection (Multi-ADC mode) */
schille 1:7a96e635f7a7 1653 #define ADC_CCR_DMA ((uint32_t)0x0000C000) /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
schille 1:7a96e635f7a7 1654 #define ADC_CCR_DMA_0 ((uint32_t)0x00004000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1655 #define ADC_CCR_DMA_1 ((uint32_t)0x00008000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1656 #define ADC_CCR_ADCPRE ((uint32_t)0x00030000) /*!<ADCPRE[1:0] bits (ADC prescaler) */
schille 1:7a96e635f7a7 1657 #define ADC_CCR_ADCPRE_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 1658 #define ADC_CCR_ADCPRE_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 1659 #define ADC_CCR_VBATE ((uint32_t)0x00400000) /*!<VBAT Enable */
schille 1:7a96e635f7a7 1660 #define ADC_CCR_TSVREFE ((uint32_t)0x00800000) /*!<Temperature Sensor and VREFINT Enable */
schille 1:7a96e635f7a7 1661
schille 1:7a96e635f7a7 1662 /******************* Bit definition for ADC_CDR register ********************/
schille 1:7a96e635f7a7 1663 #define ADC_CDR_DATA1 ((uint32_t)0x0000FFFF) /*!<1st data of a pair of regular conversions */
schille 1:7a96e635f7a7 1664 #define ADC_CDR_DATA2 ((uint32_t)0xFFFF0000) /*!<2nd data of a pair of regular conversions */
schille 1:7a96e635f7a7 1665
schille 1:7a96e635f7a7 1666 /******************************************************************************/
schille 1:7a96e635f7a7 1667 /* */
schille 1:7a96e635f7a7 1668 /* Controller Area Network */
schille 1:7a96e635f7a7 1669 /* */
schille 1:7a96e635f7a7 1670 /******************************************************************************/
schille 1:7a96e635f7a7 1671 /*!<CAN control and status registers */
schille 1:7a96e635f7a7 1672 /******************* Bit definition for CAN_MCR register ********************/
schille 1:7a96e635f7a7 1673 #define CAN_MCR_INRQ ((uint16_t)0x0001) /*!<Initialization Request */
schille 1:7a96e635f7a7 1674 #define CAN_MCR_SLEEP ((uint16_t)0x0002) /*!<Sleep Mode Request */
schille 1:7a96e635f7a7 1675 #define CAN_MCR_TXFP ((uint16_t)0x0004) /*!<Transmit FIFO Priority */
schille 1:7a96e635f7a7 1676 #define CAN_MCR_RFLM ((uint16_t)0x0008) /*!<Receive FIFO Locked Mode */
schille 1:7a96e635f7a7 1677 #define CAN_MCR_NART ((uint16_t)0x0010) /*!<No Automatic Retransmission */
schille 1:7a96e635f7a7 1678 #define CAN_MCR_AWUM ((uint16_t)0x0020) /*!<Automatic Wakeup Mode */
schille 1:7a96e635f7a7 1679 #define CAN_MCR_ABOM ((uint16_t)0x0040) /*!<Automatic Bus-Off Management */
schille 1:7a96e635f7a7 1680 #define CAN_MCR_TTCM ((uint16_t)0x0080) /*!<Time Triggered Communication Mode */
schille 1:7a96e635f7a7 1681 #define CAN_MCR_RESET ((uint16_t)0x8000) /*!<bxCAN software master reset */
schille 1:7a96e635f7a7 1682
schille 1:7a96e635f7a7 1683 /******************* Bit definition for CAN_MSR register ********************/
schille 1:7a96e635f7a7 1684 #define CAN_MSR_INAK ((uint16_t)0x0001) /*!<Initialization Acknowledge */
schille 1:7a96e635f7a7 1685 #define CAN_MSR_SLAK ((uint16_t)0x0002) /*!<Sleep Acknowledge */
schille 1:7a96e635f7a7 1686 #define CAN_MSR_ERRI ((uint16_t)0x0004) /*!<Error Interrupt */
schille 1:7a96e635f7a7 1687 #define CAN_MSR_WKUI ((uint16_t)0x0008) /*!<Wakeup Interrupt */
schille 1:7a96e635f7a7 1688 #define CAN_MSR_SLAKI ((uint16_t)0x0010) /*!<Sleep Acknowledge Interrupt */
schille 1:7a96e635f7a7 1689 #define CAN_MSR_TXM ((uint16_t)0x0100) /*!<Transmit Mode */
schille 1:7a96e635f7a7 1690 #define CAN_MSR_RXM ((uint16_t)0x0200) /*!<Receive Mode */
schille 1:7a96e635f7a7 1691 #define CAN_MSR_SAMP ((uint16_t)0x0400) /*!<Last Sample Point */
schille 1:7a96e635f7a7 1692 #define CAN_MSR_RX ((uint16_t)0x0800) /*!<CAN Rx Signal */
schille 1:7a96e635f7a7 1693
schille 1:7a96e635f7a7 1694 /******************* Bit definition for CAN_TSR register ********************/
schille 1:7a96e635f7a7 1695 #define CAN_TSR_RQCP0 ((uint32_t)0x00000001) /*!<Request Completed Mailbox0 */
schille 1:7a96e635f7a7 1696 #define CAN_TSR_TXOK0 ((uint32_t)0x00000002) /*!<Transmission OK of Mailbox0 */
schille 1:7a96e635f7a7 1697 #define CAN_TSR_ALST0 ((uint32_t)0x00000004) /*!<Arbitration Lost for Mailbox0 */
schille 1:7a96e635f7a7 1698 #define CAN_TSR_TERR0 ((uint32_t)0x00000008) /*!<Transmission Error of Mailbox0 */
schille 1:7a96e635f7a7 1699 #define CAN_TSR_ABRQ0 ((uint32_t)0x00000080) /*!<Abort Request for Mailbox0 */
schille 1:7a96e635f7a7 1700 #define CAN_TSR_RQCP1 ((uint32_t)0x00000100) /*!<Request Completed Mailbox1 */
schille 1:7a96e635f7a7 1701 #define CAN_TSR_TXOK1 ((uint32_t)0x00000200) /*!<Transmission OK of Mailbox1 */
schille 1:7a96e635f7a7 1702 #define CAN_TSR_ALST1 ((uint32_t)0x00000400) /*!<Arbitration Lost for Mailbox1 */
schille 1:7a96e635f7a7 1703 #define CAN_TSR_TERR1 ((uint32_t)0x00000800) /*!<Transmission Error of Mailbox1 */
schille 1:7a96e635f7a7 1704 #define CAN_TSR_ABRQ1 ((uint32_t)0x00008000) /*!<Abort Request for Mailbox 1 */
schille 1:7a96e635f7a7 1705 #define CAN_TSR_RQCP2 ((uint32_t)0x00010000) /*!<Request Completed Mailbox2 */
schille 1:7a96e635f7a7 1706 #define CAN_TSR_TXOK2 ((uint32_t)0x00020000) /*!<Transmission OK of Mailbox 2 */
schille 1:7a96e635f7a7 1707 #define CAN_TSR_ALST2 ((uint32_t)0x00040000) /*!<Arbitration Lost for mailbox 2 */
schille 1:7a96e635f7a7 1708 #define CAN_TSR_TERR2 ((uint32_t)0x00080000) /*!<Transmission Error of Mailbox 2 */
schille 1:7a96e635f7a7 1709 #define CAN_TSR_ABRQ2 ((uint32_t)0x00800000) /*!<Abort Request for Mailbox 2 */
schille 1:7a96e635f7a7 1710 #define CAN_TSR_CODE ((uint32_t)0x03000000) /*!<Mailbox Code */
schille 1:7a96e635f7a7 1711
schille 1:7a96e635f7a7 1712 #define CAN_TSR_TME ((uint32_t)0x1C000000) /*!<TME[2:0] bits */
schille 1:7a96e635f7a7 1713 #define CAN_TSR_TME0 ((uint32_t)0x04000000) /*!<Transmit Mailbox 0 Empty */
schille 1:7a96e635f7a7 1714 #define CAN_TSR_TME1 ((uint32_t)0x08000000) /*!<Transmit Mailbox 1 Empty */
schille 1:7a96e635f7a7 1715 #define CAN_TSR_TME2 ((uint32_t)0x10000000) /*!<Transmit Mailbox 2 Empty */
schille 1:7a96e635f7a7 1716
schille 1:7a96e635f7a7 1717 #define CAN_TSR_LOW ((uint32_t)0xE0000000) /*!<LOW[2:0] bits */
schille 1:7a96e635f7a7 1718 #define CAN_TSR_LOW0 ((uint32_t)0x20000000) /*!<Lowest Priority Flag for Mailbox 0 */
schille 1:7a96e635f7a7 1719 #define CAN_TSR_LOW1 ((uint32_t)0x40000000) /*!<Lowest Priority Flag for Mailbox 1 */
schille 1:7a96e635f7a7 1720 #define CAN_TSR_LOW2 ((uint32_t)0x80000000) /*!<Lowest Priority Flag for Mailbox 2 */
schille 1:7a96e635f7a7 1721
schille 1:7a96e635f7a7 1722 /******************* Bit definition for CAN_RF0R register *******************/
schille 1:7a96e635f7a7 1723 #define CAN_RF0R_FMP0 ((uint8_t)0x03) /*!<FIFO 0 Message Pending */
schille 1:7a96e635f7a7 1724 #define CAN_RF0R_FULL0 ((uint8_t)0x08) /*!<FIFO 0 Full */
schille 1:7a96e635f7a7 1725 #define CAN_RF0R_FOVR0 ((uint8_t)0x10) /*!<FIFO 0 Overrun */
schille 1:7a96e635f7a7 1726 #define CAN_RF0R_RFOM0 ((uint8_t)0x20) /*!<Release FIFO 0 Output Mailbox */
schille 1:7a96e635f7a7 1727
schille 1:7a96e635f7a7 1728 /******************* Bit definition for CAN_RF1R register *******************/
schille 1:7a96e635f7a7 1729 #define CAN_RF1R_FMP1 ((uint8_t)0x03) /*!<FIFO 1 Message Pending */
schille 1:7a96e635f7a7 1730 #define CAN_RF1R_FULL1 ((uint8_t)0x08) /*!<FIFO 1 Full */
schille 1:7a96e635f7a7 1731 #define CAN_RF1R_FOVR1 ((uint8_t)0x10) /*!<FIFO 1 Overrun */
schille 1:7a96e635f7a7 1732 #define CAN_RF1R_RFOM1 ((uint8_t)0x20) /*!<Release FIFO 1 Output Mailbox */
schille 1:7a96e635f7a7 1733
schille 1:7a96e635f7a7 1734 /******************** Bit definition for CAN_IER register *******************/
schille 1:7a96e635f7a7 1735 #define CAN_IER_TMEIE ((uint32_t)0x00000001) /*!<Transmit Mailbox Empty Interrupt Enable */
schille 1:7a96e635f7a7 1736 #define CAN_IER_FMPIE0 ((uint32_t)0x00000002) /*!<FIFO Message Pending Interrupt Enable */
schille 1:7a96e635f7a7 1737 #define CAN_IER_FFIE0 ((uint32_t)0x00000004) /*!<FIFO Full Interrupt Enable */
schille 1:7a96e635f7a7 1738 #define CAN_IER_FOVIE0 ((uint32_t)0x00000008) /*!<FIFO Overrun Interrupt Enable */
schille 1:7a96e635f7a7 1739 #define CAN_IER_FMPIE1 ((uint32_t)0x00000010) /*!<FIFO Message Pending Interrupt Enable */
schille 1:7a96e635f7a7 1740 #define CAN_IER_FFIE1 ((uint32_t)0x00000020) /*!<FIFO Full Interrupt Enable */
schille 1:7a96e635f7a7 1741 #define CAN_IER_FOVIE1 ((uint32_t)0x00000040) /*!<FIFO Overrun Interrupt Enable */
schille 1:7a96e635f7a7 1742 #define CAN_IER_EWGIE ((uint32_t)0x00000100) /*!<Error Warning Interrupt Enable */
schille 1:7a96e635f7a7 1743 #define CAN_IER_EPVIE ((uint32_t)0x00000200) /*!<Error Passive Interrupt Enable */
schille 1:7a96e635f7a7 1744 #define CAN_IER_BOFIE ((uint32_t)0x00000400) /*!<Bus-Off Interrupt Enable */
schille 1:7a96e635f7a7 1745 #define CAN_IER_LECIE ((uint32_t)0x00000800) /*!<Last Error Code Interrupt Enable */
schille 1:7a96e635f7a7 1746 #define CAN_IER_ERRIE ((uint32_t)0x00008000) /*!<Error Interrupt Enable */
schille 1:7a96e635f7a7 1747 #define CAN_IER_WKUIE ((uint32_t)0x00010000) /*!<Wakeup Interrupt Enable */
schille 1:7a96e635f7a7 1748 #define CAN_IER_SLKIE ((uint32_t)0x00020000) /*!<Sleep Interrupt Enable */
schille 1:7a96e635f7a7 1749
schille 1:7a96e635f7a7 1750 /******************** Bit definition for CAN_ESR register *******************/
schille 1:7a96e635f7a7 1751 #define CAN_ESR_EWGF ((uint32_t)0x00000001) /*!<Error Warning Flag */
schille 1:7a96e635f7a7 1752 #define CAN_ESR_EPVF ((uint32_t)0x00000002) /*!<Error Passive Flag */
schille 1:7a96e635f7a7 1753 #define CAN_ESR_BOFF ((uint32_t)0x00000004) /*!<Bus-Off Flag */
schille 1:7a96e635f7a7 1754
schille 1:7a96e635f7a7 1755 #define CAN_ESR_LEC ((uint32_t)0x00000070) /*!<LEC[2:0] bits (Last Error Code) */
schille 1:7a96e635f7a7 1756 #define CAN_ESR_LEC_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 1757 #define CAN_ESR_LEC_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 1758 #define CAN_ESR_LEC_2 ((uint32_t)0x00000040) /*!<Bit 2 */
schille 1:7a96e635f7a7 1759
schille 1:7a96e635f7a7 1760 #define CAN_ESR_TEC ((uint32_t)0x00FF0000) /*!<Least significant byte of the 9-bit Transmit Error Counter */
schille 1:7a96e635f7a7 1761 #define CAN_ESR_REC ((uint32_t)0xFF000000) /*!<Receive Error Counter */
schille 1:7a96e635f7a7 1762
schille 1:7a96e635f7a7 1763 /******************* Bit definition for CAN_BTR register ********************/
schille 1:7a96e635f7a7 1764 #define CAN_BTR_BRP ((uint32_t)0x000003FF) /*!<Baud Rate Prescaler */
schille 1:7a96e635f7a7 1765 #define CAN_BTR_TS1 ((uint32_t)0x000F0000) /*!<Time Segment 1 */
schille 1:7a96e635f7a7 1766 #define CAN_BTR_TS2 ((uint32_t)0x00700000) /*!<Time Segment 2 */
schille 1:7a96e635f7a7 1767 #define CAN_BTR_SJW ((uint32_t)0x03000000) /*!<Resynchronization Jump Width */
schille 1:7a96e635f7a7 1768 #define CAN_BTR_LBKM ((uint32_t)0x40000000) /*!<Loop Back Mode (Debug) */
schille 1:7a96e635f7a7 1769 #define CAN_BTR_SILM ((uint32_t)0x80000000) /*!<Silent Mode */
schille 1:7a96e635f7a7 1770
schille 1:7a96e635f7a7 1771 /*!<Mailbox registers */
schille 1:7a96e635f7a7 1772 /****************** Bit definition for CAN_TI0R register ********************/
schille 1:7a96e635f7a7 1773 #define CAN_TI0R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
schille 1:7a96e635f7a7 1774 #define CAN_TI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
schille 1:7a96e635f7a7 1775 #define CAN_TI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
schille 1:7a96e635f7a7 1776 #define CAN_TI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
schille 1:7a96e635f7a7 1777 #define CAN_TI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
schille 1:7a96e635f7a7 1778
schille 1:7a96e635f7a7 1779 /****************** Bit definition for CAN_TDT0R register *******************/
schille 1:7a96e635f7a7 1780 #define CAN_TDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
schille 1:7a96e635f7a7 1781 #define CAN_TDT0R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
schille 1:7a96e635f7a7 1782 #define CAN_TDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
schille 1:7a96e635f7a7 1783
schille 1:7a96e635f7a7 1784 /****************** Bit definition for CAN_TDL0R register *******************/
schille 1:7a96e635f7a7 1785 #define CAN_TDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
schille 1:7a96e635f7a7 1786 #define CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
schille 1:7a96e635f7a7 1787 #define CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
schille 1:7a96e635f7a7 1788 #define CAN_TDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
schille 1:7a96e635f7a7 1789
schille 1:7a96e635f7a7 1790 /****************** Bit definition for CAN_TDH0R register *******************/
schille 1:7a96e635f7a7 1791 #define CAN_TDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
schille 1:7a96e635f7a7 1792 #define CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
schille 1:7a96e635f7a7 1793 #define CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
schille 1:7a96e635f7a7 1794 #define CAN_TDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
schille 1:7a96e635f7a7 1795
schille 1:7a96e635f7a7 1796 /******************* Bit definition for CAN_TI1R register *******************/
schille 1:7a96e635f7a7 1797 #define CAN_TI1R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
schille 1:7a96e635f7a7 1798 #define CAN_TI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
schille 1:7a96e635f7a7 1799 #define CAN_TI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
schille 1:7a96e635f7a7 1800 #define CAN_TI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
schille 1:7a96e635f7a7 1801 #define CAN_TI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
schille 1:7a96e635f7a7 1802
schille 1:7a96e635f7a7 1803 /******************* Bit definition for CAN_TDT1R register ******************/
schille 1:7a96e635f7a7 1804 #define CAN_TDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
schille 1:7a96e635f7a7 1805 #define CAN_TDT1R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
schille 1:7a96e635f7a7 1806 #define CAN_TDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
schille 1:7a96e635f7a7 1807
schille 1:7a96e635f7a7 1808 /******************* Bit definition for CAN_TDL1R register ******************/
schille 1:7a96e635f7a7 1809 #define CAN_TDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
schille 1:7a96e635f7a7 1810 #define CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
schille 1:7a96e635f7a7 1811 #define CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
schille 1:7a96e635f7a7 1812 #define CAN_TDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
schille 1:7a96e635f7a7 1813
schille 1:7a96e635f7a7 1814 /******************* Bit definition for CAN_TDH1R register ******************/
schille 1:7a96e635f7a7 1815 #define CAN_TDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
schille 1:7a96e635f7a7 1816 #define CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
schille 1:7a96e635f7a7 1817 #define CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
schille 1:7a96e635f7a7 1818 #define CAN_TDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
schille 1:7a96e635f7a7 1819
schille 1:7a96e635f7a7 1820 /******************* Bit definition for CAN_TI2R register *******************/
schille 1:7a96e635f7a7 1821 #define CAN_TI2R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
schille 1:7a96e635f7a7 1822 #define CAN_TI2R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
schille 1:7a96e635f7a7 1823 #define CAN_TI2R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
schille 1:7a96e635f7a7 1824 #define CAN_TI2R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
schille 1:7a96e635f7a7 1825 #define CAN_TI2R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
schille 1:7a96e635f7a7 1826
schille 1:7a96e635f7a7 1827 /******************* Bit definition for CAN_TDT2R register ******************/
schille 1:7a96e635f7a7 1828 #define CAN_TDT2R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
schille 1:7a96e635f7a7 1829 #define CAN_TDT2R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
schille 1:7a96e635f7a7 1830 #define CAN_TDT2R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
schille 1:7a96e635f7a7 1831
schille 1:7a96e635f7a7 1832 /******************* Bit definition for CAN_TDL2R register ******************/
schille 1:7a96e635f7a7 1833 #define CAN_TDL2R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
schille 1:7a96e635f7a7 1834 #define CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
schille 1:7a96e635f7a7 1835 #define CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
schille 1:7a96e635f7a7 1836 #define CAN_TDL2R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
schille 1:7a96e635f7a7 1837
schille 1:7a96e635f7a7 1838 /******************* Bit definition for CAN_TDH2R register ******************/
schille 1:7a96e635f7a7 1839 #define CAN_TDH2R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
schille 1:7a96e635f7a7 1840 #define CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
schille 1:7a96e635f7a7 1841 #define CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
schille 1:7a96e635f7a7 1842 #define CAN_TDH2R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
schille 1:7a96e635f7a7 1843
schille 1:7a96e635f7a7 1844 /******************* Bit definition for CAN_RI0R register *******************/
schille 1:7a96e635f7a7 1845 #define CAN_RI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
schille 1:7a96e635f7a7 1846 #define CAN_RI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
schille 1:7a96e635f7a7 1847 #define CAN_RI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
schille 1:7a96e635f7a7 1848 #define CAN_RI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
schille 1:7a96e635f7a7 1849
schille 1:7a96e635f7a7 1850 /******************* Bit definition for CAN_RDT0R register ******************/
schille 1:7a96e635f7a7 1851 #define CAN_RDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
schille 1:7a96e635f7a7 1852 #define CAN_RDT0R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
schille 1:7a96e635f7a7 1853 #define CAN_RDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
schille 1:7a96e635f7a7 1854
schille 1:7a96e635f7a7 1855 /******************* Bit definition for CAN_RDL0R register ******************/
schille 1:7a96e635f7a7 1856 #define CAN_RDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
schille 1:7a96e635f7a7 1857 #define CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
schille 1:7a96e635f7a7 1858 #define CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
schille 1:7a96e635f7a7 1859 #define CAN_RDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
schille 1:7a96e635f7a7 1860
schille 1:7a96e635f7a7 1861 /******************* Bit definition for CAN_RDH0R register ******************/
schille 1:7a96e635f7a7 1862 #define CAN_RDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
schille 1:7a96e635f7a7 1863 #define CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
schille 1:7a96e635f7a7 1864 #define CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
schille 1:7a96e635f7a7 1865 #define CAN_RDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
schille 1:7a96e635f7a7 1866
schille 1:7a96e635f7a7 1867 /******************* Bit definition for CAN_RI1R register *******************/
schille 1:7a96e635f7a7 1868 #define CAN_RI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
schille 1:7a96e635f7a7 1869 #define CAN_RI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
schille 1:7a96e635f7a7 1870 #define CAN_RI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
schille 1:7a96e635f7a7 1871 #define CAN_RI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
schille 1:7a96e635f7a7 1872
schille 1:7a96e635f7a7 1873 /******************* Bit definition for CAN_RDT1R register ******************/
schille 1:7a96e635f7a7 1874 #define CAN_RDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
schille 1:7a96e635f7a7 1875 #define CAN_RDT1R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
schille 1:7a96e635f7a7 1876 #define CAN_RDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
schille 1:7a96e635f7a7 1877
schille 1:7a96e635f7a7 1878 /******************* Bit definition for CAN_RDL1R register ******************/
schille 1:7a96e635f7a7 1879 #define CAN_RDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
schille 1:7a96e635f7a7 1880 #define CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
schille 1:7a96e635f7a7 1881 #define CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
schille 1:7a96e635f7a7 1882 #define CAN_RDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
schille 1:7a96e635f7a7 1883
schille 1:7a96e635f7a7 1884 /******************* Bit definition for CAN_RDH1R register ******************/
schille 1:7a96e635f7a7 1885 #define CAN_RDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
schille 1:7a96e635f7a7 1886 #define CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
schille 1:7a96e635f7a7 1887 #define CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
schille 1:7a96e635f7a7 1888 #define CAN_RDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
schille 1:7a96e635f7a7 1889
schille 1:7a96e635f7a7 1890 /*!<CAN filter registers */
schille 1:7a96e635f7a7 1891 /******************* Bit definition for CAN_FMR register ********************/
schille 1:7a96e635f7a7 1892 #define CAN_FMR_FINIT ((uint8_t)0x01) /*!<Filter Init Mode */
schille 1:7a96e635f7a7 1893
schille 1:7a96e635f7a7 1894 /******************* Bit definition for CAN_FM1R register *******************/
schille 1:7a96e635f7a7 1895 #define CAN_FM1R_FBM ((uint16_t)0x3FFF) /*!<Filter Mode */
schille 1:7a96e635f7a7 1896 #define CAN_FM1R_FBM0 ((uint16_t)0x0001) /*!<Filter Init Mode bit 0 */
schille 1:7a96e635f7a7 1897 #define CAN_FM1R_FBM1 ((uint16_t)0x0002) /*!<Filter Init Mode bit 1 */
schille 1:7a96e635f7a7 1898 #define CAN_FM1R_FBM2 ((uint16_t)0x0004) /*!<Filter Init Mode bit 2 */
schille 1:7a96e635f7a7 1899 #define CAN_FM1R_FBM3 ((uint16_t)0x0008) /*!<Filter Init Mode bit 3 */
schille 1:7a96e635f7a7 1900 #define CAN_FM1R_FBM4 ((uint16_t)0x0010) /*!<Filter Init Mode bit 4 */
schille 1:7a96e635f7a7 1901 #define CAN_FM1R_FBM5 ((uint16_t)0x0020) /*!<Filter Init Mode bit 5 */
schille 1:7a96e635f7a7 1902 #define CAN_FM1R_FBM6 ((uint16_t)0x0040) /*!<Filter Init Mode bit 6 */
schille 1:7a96e635f7a7 1903 #define CAN_FM1R_FBM7 ((uint16_t)0x0080) /*!<Filter Init Mode bit 7 */
schille 1:7a96e635f7a7 1904 #define CAN_FM1R_FBM8 ((uint16_t)0x0100) /*!<Filter Init Mode bit 8 */
schille 1:7a96e635f7a7 1905 #define CAN_FM1R_FBM9 ((uint16_t)0x0200) /*!<Filter Init Mode bit 9 */
schille 1:7a96e635f7a7 1906 #define CAN_FM1R_FBM10 ((uint16_t)0x0400) /*!<Filter Init Mode bit 10 */
schille 1:7a96e635f7a7 1907 #define CAN_FM1R_FBM11 ((uint16_t)0x0800) /*!<Filter Init Mode bit 11 */
schille 1:7a96e635f7a7 1908 #define CAN_FM1R_FBM12 ((uint16_t)0x1000) /*!<Filter Init Mode bit 12 */
schille 1:7a96e635f7a7 1909 #define CAN_FM1R_FBM13 ((uint16_t)0x2000) /*!<Filter Init Mode bit 13 */
schille 1:7a96e635f7a7 1910
schille 1:7a96e635f7a7 1911 /******************* Bit definition for CAN_FS1R register *******************/
schille 1:7a96e635f7a7 1912 #define CAN_FS1R_FSC ((uint16_t)0x3FFF) /*!<Filter Scale Configuration */
schille 1:7a96e635f7a7 1913 #define CAN_FS1R_FSC0 ((uint16_t)0x0001) /*!<Filter Scale Configuration bit 0 */
schille 1:7a96e635f7a7 1914 #define CAN_FS1R_FSC1 ((uint16_t)0x0002) /*!<Filter Scale Configuration bit 1 */
schille 1:7a96e635f7a7 1915 #define CAN_FS1R_FSC2 ((uint16_t)0x0004) /*!<Filter Scale Configuration bit 2 */
schille 1:7a96e635f7a7 1916 #define CAN_FS1R_FSC3 ((uint16_t)0x0008) /*!<Filter Scale Configuration bit 3 */
schille 1:7a96e635f7a7 1917 #define CAN_FS1R_FSC4 ((uint16_t)0x0010) /*!<Filter Scale Configuration bit 4 */
schille 1:7a96e635f7a7 1918 #define CAN_FS1R_FSC5 ((uint16_t)0x0020) /*!<Filter Scale Configuration bit 5 */
schille 1:7a96e635f7a7 1919 #define CAN_FS1R_FSC6 ((uint16_t)0x0040) /*!<Filter Scale Configuration bit 6 */
schille 1:7a96e635f7a7 1920 #define CAN_FS1R_FSC7 ((uint16_t)0x0080) /*!<Filter Scale Configuration bit 7 */
schille 1:7a96e635f7a7 1921 #define CAN_FS1R_FSC8 ((uint16_t)0x0100) /*!<Filter Scale Configuration bit 8 */
schille 1:7a96e635f7a7 1922 #define CAN_FS1R_FSC9 ((uint16_t)0x0200) /*!<Filter Scale Configuration bit 9 */
schille 1:7a96e635f7a7 1923 #define CAN_FS1R_FSC10 ((uint16_t)0x0400) /*!<Filter Scale Configuration bit 10 */
schille 1:7a96e635f7a7 1924 #define CAN_FS1R_FSC11 ((uint16_t)0x0800) /*!<Filter Scale Configuration bit 11 */
schille 1:7a96e635f7a7 1925 #define CAN_FS1R_FSC12 ((uint16_t)0x1000) /*!<Filter Scale Configuration bit 12 */
schille 1:7a96e635f7a7 1926 #define CAN_FS1R_FSC13 ((uint16_t)0x2000) /*!<Filter Scale Configuration bit 13 */
schille 1:7a96e635f7a7 1927
schille 1:7a96e635f7a7 1928 /****************** Bit definition for CAN_FFA1R register *******************/
schille 1:7a96e635f7a7 1929 #define CAN_FFA1R_FFA ((uint16_t)0x3FFF) /*!<Filter FIFO Assignment */
schille 1:7a96e635f7a7 1930 #define CAN_FFA1R_FFA0 ((uint16_t)0x0001) /*!<Filter FIFO Assignment for Filter 0 */
schille 1:7a96e635f7a7 1931 #define CAN_FFA1R_FFA1 ((uint16_t)0x0002) /*!<Filter FIFO Assignment for Filter 1 */
schille 1:7a96e635f7a7 1932 #define CAN_FFA1R_FFA2 ((uint16_t)0x0004) /*!<Filter FIFO Assignment for Filter 2 */
schille 1:7a96e635f7a7 1933 #define CAN_FFA1R_FFA3 ((uint16_t)0x0008) /*!<Filter FIFO Assignment for Filter 3 */
schille 1:7a96e635f7a7 1934 #define CAN_FFA1R_FFA4 ((uint16_t)0x0010) /*!<Filter FIFO Assignment for Filter 4 */
schille 1:7a96e635f7a7 1935 #define CAN_FFA1R_FFA5 ((uint16_t)0x0020) /*!<Filter FIFO Assignment for Filter 5 */
schille 1:7a96e635f7a7 1936 #define CAN_FFA1R_FFA6 ((uint16_t)0x0040) /*!<Filter FIFO Assignment for Filter 6 */
schille 1:7a96e635f7a7 1937 #define CAN_FFA1R_FFA7 ((uint16_t)0x0080) /*!<Filter FIFO Assignment for Filter 7 */
schille 1:7a96e635f7a7 1938 #define CAN_FFA1R_FFA8 ((uint16_t)0x0100) /*!<Filter FIFO Assignment for Filter 8 */
schille 1:7a96e635f7a7 1939 #define CAN_FFA1R_FFA9 ((uint16_t)0x0200) /*!<Filter FIFO Assignment for Filter 9 */
schille 1:7a96e635f7a7 1940 #define CAN_FFA1R_FFA10 ((uint16_t)0x0400) /*!<Filter FIFO Assignment for Filter 10 */
schille 1:7a96e635f7a7 1941 #define CAN_FFA1R_FFA11 ((uint16_t)0x0800) /*!<Filter FIFO Assignment for Filter 11 */
schille 1:7a96e635f7a7 1942 #define CAN_FFA1R_FFA12 ((uint16_t)0x1000) /*!<Filter FIFO Assignment for Filter 12 */
schille 1:7a96e635f7a7 1943 #define CAN_FFA1R_FFA13 ((uint16_t)0x2000) /*!<Filter FIFO Assignment for Filter 13 */
schille 1:7a96e635f7a7 1944
schille 1:7a96e635f7a7 1945 /******************* Bit definition for CAN_FA1R register *******************/
schille 1:7a96e635f7a7 1946 #define CAN_FA1R_FACT ((uint16_t)0x3FFF) /*!<Filter Active */
schille 1:7a96e635f7a7 1947 #define CAN_FA1R_FACT0 ((uint16_t)0x0001) /*!<Filter 0 Active */
schille 1:7a96e635f7a7 1948 #define CAN_FA1R_FACT1 ((uint16_t)0x0002) /*!<Filter 1 Active */
schille 1:7a96e635f7a7 1949 #define CAN_FA1R_FACT2 ((uint16_t)0x0004) /*!<Filter 2 Active */
schille 1:7a96e635f7a7 1950 #define CAN_FA1R_FACT3 ((uint16_t)0x0008) /*!<Filter 3 Active */
schille 1:7a96e635f7a7 1951 #define CAN_FA1R_FACT4 ((uint16_t)0x0010) /*!<Filter 4 Active */
schille 1:7a96e635f7a7 1952 #define CAN_FA1R_FACT5 ((uint16_t)0x0020) /*!<Filter 5 Active */
schille 1:7a96e635f7a7 1953 #define CAN_FA1R_FACT6 ((uint16_t)0x0040) /*!<Filter 6 Active */
schille 1:7a96e635f7a7 1954 #define CAN_FA1R_FACT7 ((uint16_t)0x0080) /*!<Filter 7 Active */
schille 1:7a96e635f7a7 1955 #define CAN_FA1R_FACT8 ((uint16_t)0x0100) /*!<Filter 8 Active */
schille 1:7a96e635f7a7 1956 #define CAN_FA1R_FACT9 ((uint16_t)0x0200) /*!<Filter 9 Active */
schille 1:7a96e635f7a7 1957 #define CAN_FA1R_FACT10 ((uint16_t)0x0400) /*!<Filter 10 Active */
schille 1:7a96e635f7a7 1958 #define CAN_FA1R_FACT11 ((uint16_t)0x0800) /*!<Filter 11 Active */
schille 1:7a96e635f7a7 1959 #define CAN_FA1R_FACT12 ((uint16_t)0x1000) /*!<Filter 12 Active */
schille 1:7a96e635f7a7 1960 #define CAN_FA1R_FACT13 ((uint16_t)0x2000) /*!<Filter 13 Active */
schille 1:7a96e635f7a7 1961
schille 1:7a96e635f7a7 1962 /******************* Bit definition for CAN_F0R1 register *******************/
schille 1:7a96e635f7a7 1963 #define CAN_F0R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 1964 #define CAN_F0R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 1965 #define CAN_F0R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 1966 #define CAN_F0R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 1967 #define CAN_F0R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 1968 #define CAN_F0R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 1969 #define CAN_F0R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 1970 #define CAN_F0R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 1971 #define CAN_F0R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 1972 #define CAN_F0R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 1973 #define CAN_F0R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 1974 #define CAN_F0R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 1975 #define CAN_F0R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 1976 #define CAN_F0R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 1977 #define CAN_F0R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 1978 #define CAN_F0R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 1979 #define CAN_F0R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 1980 #define CAN_F0R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 1981 #define CAN_F0R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 1982 #define CAN_F0R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 1983 #define CAN_F0R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 1984 #define CAN_F0R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 1985 #define CAN_F0R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 1986 #define CAN_F0R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 1987 #define CAN_F0R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 1988 #define CAN_F0R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 1989 #define CAN_F0R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 1990 #define CAN_F0R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 1991 #define CAN_F0R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 1992 #define CAN_F0R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 1993 #define CAN_F0R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 1994 #define CAN_F0R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 1995
schille 1:7a96e635f7a7 1996 /******************* Bit definition for CAN_F1R1 register *******************/
schille 1:7a96e635f7a7 1997 #define CAN_F1R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 1998 #define CAN_F1R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 1999 #define CAN_F1R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2000 #define CAN_F1R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2001 #define CAN_F1R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2002 #define CAN_F1R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2003 #define CAN_F1R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2004 #define CAN_F1R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2005 #define CAN_F1R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2006 #define CAN_F1R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2007 #define CAN_F1R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2008 #define CAN_F1R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2009 #define CAN_F1R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2010 #define CAN_F1R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2011 #define CAN_F1R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2012 #define CAN_F1R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2013 #define CAN_F1R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2014 #define CAN_F1R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2015 #define CAN_F1R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2016 #define CAN_F1R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2017 #define CAN_F1R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2018 #define CAN_F1R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2019 #define CAN_F1R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2020 #define CAN_F1R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2021 #define CAN_F1R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2022 #define CAN_F1R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2023 #define CAN_F1R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2024 #define CAN_F1R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2025 #define CAN_F1R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2026 #define CAN_F1R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2027 #define CAN_F1R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2028 #define CAN_F1R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2029
schille 1:7a96e635f7a7 2030 /******************* Bit definition for CAN_F2R1 register *******************/
schille 1:7a96e635f7a7 2031 #define CAN_F2R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2032 #define CAN_F2R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2033 #define CAN_F2R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2034 #define CAN_F2R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2035 #define CAN_F2R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2036 #define CAN_F2R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2037 #define CAN_F2R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2038 #define CAN_F2R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2039 #define CAN_F2R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2040 #define CAN_F2R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2041 #define CAN_F2R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2042 #define CAN_F2R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2043 #define CAN_F2R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2044 #define CAN_F2R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2045 #define CAN_F2R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2046 #define CAN_F2R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2047 #define CAN_F2R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2048 #define CAN_F2R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2049 #define CAN_F2R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2050 #define CAN_F2R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2051 #define CAN_F2R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2052 #define CAN_F2R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2053 #define CAN_F2R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2054 #define CAN_F2R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2055 #define CAN_F2R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2056 #define CAN_F2R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2057 #define CAN_F2R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2058 #define CAN_F2R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2059 #define CAN_F2R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2060 #define CAN_F2R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2061 #define CAN_F2R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2062 #define CAN_F2R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2063
schille 1:7a96e635f7a7 2064 /******************* Bit definition for CAN_F3R1 register *******************/
schille 1:7a96e635f7a7 2065 #define CAN_F3R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2066 #define CAN_F3R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2067 #define CAN_F3R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2068 #define CAN_F3R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2069 #define CAN_F3R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2070 #define CAN_F3R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2071 #define CAN_F3R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2072 #define CAN_F3R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2073 #define CAN_F3R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2074 #define CAN_F3R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2075 #define CAN_F3R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2076 #define CAN_F3R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2077 #define CAN_F3R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2078 #define CAN_F3R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2079 #define CAN_F3R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2080 #define CAN_F3R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2081 #define CAN_F3R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2082 #define CAN_F3R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2083 #define CAN_F3R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2084 #define CAN_F3R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2085 #define CAN_F3R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2086 #define CAN_F3R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2087 #define CAN_F3R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2088 #define CAN_F3R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2089 #define CAN_F3R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2090 #define CAN_F3R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2091 #define CAN_F3R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2092 #define CAN_F3R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2093 #define CAN_F3R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2094 #define CAN_F3R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2095 #define CAN_F3R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2096 #define CAN_F3R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2097
schille 1:7a96e635f7a7 2098 /******************* Bit definition for CAN_F4R1 register *******************/
schille 1:7a96e635f7a7 2099 #define CAN_F4R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2100 #define CAN_F4R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2101 #define CAN_F4R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2102 #define CAN_F4R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2103 #define CAN_F4R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2104 #define CAN_F4R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2105 #define CAN_F4R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2106 #define CAN_F4R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2107 #define CAN_F4R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2108 #define CAN_F4R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2109 #define CAN_F4R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2110 #define CAN_F4R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2111 #define CAN_F4R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2112 #define CAN_F4R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2113 #define CAN_F4R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2114 #define CAN_F4R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2115 #define CAN_F4R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2116 #define CAN_F4R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2117 #define CAN_F4R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2118 #define CAN_F4R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2119 #define CAN_F4R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2120 #define CAN_F4R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2121 #define CAN_F4R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2122 #define CAN_F4R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2123 #define CAN_F4R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2124 #define CAN_F4R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2125 #define CAN_F4R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2126 #define CAN_F4R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2127 #define CAN_F4R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2128 #define CAN_F4R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2129 #define CAN_F4R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2130 #define CAN_F4R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2131
schille 1:7a96e635f7a7 2132 /******************* Bit definition for CAN_F5R1 register *******************/
schille 1:7a96e635f7a7 2133 #define CAN_F5R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2134 #define CAN_F5R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2135 #define CAN_F5R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2136 #define CAN_F5R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2137 #define CAN_F5R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2138 #define CAN_F5R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2139 #define CAN_F5R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2140 #define CAN_F5R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2141 #define CAN_F5R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2142 #define CAN_F5R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2143 #define CAN_F5R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2144 #define CAN_F5R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2145 #define CAN_F5R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2146 #define CAN_F5R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2147 #define CAN_F5R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2148 #define CAN_F5R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2149 #define CAN_F5R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2150 #define CAN_F5R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2151 #define CAN_F5R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2152 #define CAN_F5R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2153 #define CAN_F5R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2154 #define CAN_F5R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2155 #define CAN_F5R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2156 #define CAN_F5R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2157 #define CAN_F5R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2158 #define CAN_F5R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2159 #define CAN_F5R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2160 #define CAN_F5R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2161 #define CAN_F5R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2162 #define CAN_F5R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2163 #define CAN_F5R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2164 #define CAN_F5R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2165
schille 1:7a96e635f7a7 2166 /******************* Bit definition for CAN_F6R1 register *******************/
schille 1:7a96e635f7a7 2167 #define CAN_F6R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2168 #define CAN_F6R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2169 #define CAN_F6R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2170 #define CAN_F6R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2171 #define CAN_F6R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2172 #define CAN_F6R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2173 #define CAN_F6R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2174 #define CAN_F6R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2175 #define CAN_F6R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2176 #define CAN_F6R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2177 #define CAN_F6R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2178 #define CAN_F6R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2179 #define CAN_F6R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2180 #define CAN_F6R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2181 #define CAN_F6R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2182 #define CAN_F6R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2183 #define CAN_F6R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2184 #define CAN_F6R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2185 #define CAN_F6R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2186 #define CAN_F6R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2187 #define CAN_F6R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2188 #define CAN_F6R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2189 #define CAN_F6R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2190 #define CAN_F6R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2191 #define CAN_F6R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2192 #define CAN_F6R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2193 #define CAN_F6R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2194 #define CAN_F6R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2195 #define CAN_F6R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2196 #define CAN_F6R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2197 #define CAN_F6R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2198 #define CAN_F6R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2199
schille 1:7a96e635f7a7 2200 /******************* Bit definition for CAN_F7R1 register *******************/
schille 1:7a96e635f7a7 2201 #define CAN_F7R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2202 #define CAN_F7R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2203 #define CAN_F7R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2204 #define CAN_F7R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2205 #define CAN_F7R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2206 #define CAN_F7R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2207 #define CAN_F7R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2208 #define CAN_F7R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2209 #define CAN_F7R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2210 #define CAN_F7R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2211 #define CAN_F7R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2212 #define CAN_F7R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2213 #define CAN_F7R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2214 #define CAN_F7R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2215 #define CAN_F7R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2216 #define CAN_F7R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2217 #define CAN_F7R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2218 #define CAN_F7R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2219 #define CAN_F7R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2220 #define CAN_F7R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2221 #define CAN_F7R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2222 #define CAN_F7R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2223 #define CAN_F7R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2224 #define CAN_F7R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2225 #define CAN_F7R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2226 #define CAN_F7R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2227 #define CAN_F7R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2228 #define CAN_F7R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2229 #define CAN_F7R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2230 #define CAN_F7R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2231 #define CAN_F7R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2232 #define CAN_F7R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2233
schille 1:7a96e635f7a7 2234 /******************* Bit definition for CAN_F8R1 register *******************/
schille 1:7a96e635f7a7 2235 #define CAN_F8R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2236 #define CAN_F8R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2237 #define CAN_F8R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2238 #define CAN_F8R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2239 #define CAN_F8R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2240 #define CAN_F8R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2241 #define CAN_F8R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2242 #define CAN_F8R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2243 #define CAN_F8R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2244 #define CAN_F8R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2245 #define CAN_F8R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2246 #define CAN_F8R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2247 #define CAN_F8R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2248 #define CAN_F8R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2249 #define CAN_F8R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2250 #define CAN_F8R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2251 #define CAN_F8R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2252 #define CAN_F8R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2253 #define CAN_F8R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2254 #define CAN_F8R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2255 #define CAN_F8R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2256 #define CAN_F8R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2257 #define CAN_F8R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2258 #define CAN_F8R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2259 #define CAN_F8R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2260 #define CAN_F8R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2261 #define CAN_F8R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2262 #define CAN_F8R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2263 #define CAN_F8R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2264 #define CAN_F8R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2265 #define CAN_F8R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2266 #define CAN_F8R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2267
schille 1:7a96e635f7a7 2268 /******************* Bit definition for CAN_F9R1 register *******************/
schille 1:7a96e635f7a7 2269 #define CAN_F9R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2270 #define CAN_F9R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2271 #define CAN_F9R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2272 #define CAN_F9R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2273 #define CAN_F9R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2274 #define CAN_F9R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2275 #define CAN_F9R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2276 #define CAN_F9R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2277 #define CAN_F9R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2278 #define CAN_F9R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2279 #define CAN_F9R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2280 #define CAN_F9R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2281 #define CAN_F9R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2282 #define CAN_F9R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2283 #define CAN_F9R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2284 #define CAN_F9R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2285 #define CAN_F9R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2286 #define CAN_F9R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2287 #define CAN_F9R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2288 #define CAN_F9R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2289 #define CAN_F9R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2290 #define CAN_F9R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2291 #define CAN_F9R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2292 #define CAN_F9R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2293 #define CAN_F9R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2294 #define CAN_F9R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2295 #define CAN_F9R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2296 #define CAN_F9R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2297 #define CAN_F9R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2298 #define CAN_F9R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2299 #define CAN_F9R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2300 #define CAN_F9R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2301
schille 1:7a96e635f7a7 2302 /******************* Bit definition for CAN_F10R1 register ******************/
schille 1:7a96e635f7a7 2303 #define CAN_F10R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2304 #define CAN_F10R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2305 #define CAN_F10R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2306 #define CAN_F10R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2307 #define CAN_F10R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2308 #define CAN_F10R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2309 #define CAN_F10R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2310 #define CAN_F10R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2311 #define CAN_F10R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2312 #define CAN_F10R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2313 #define CAN_F10R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2314 #define CAN_F10R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2315 #define CAN_F10R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2316 #define CAN_F10R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2317 #define CAN_F10R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2318 #define CAN_F10R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2319 #define CAN_F10R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2320 #define CAN_F10R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2321 #define CAN_F10R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2322 #define CAN_F10R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2323 #define CAN_F10R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2324 #define CAN_F10R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2325 #define CAN_F10R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2326 #define CAN_F10R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2327 #define CAN_F10R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2328 #define CAN_F10R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2329 #define CAN_F10R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2330 #define CAN_F10R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2331 #define CAN_F10R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2332 #define CAN_F10R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2333 #define CAN_F10R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2334 #define CAN_F10R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2335
schille 1:7a96e635f7a7 2336 /******************* Bit definition for CAN_F11R1 register ******************/
schille 1:7a96e635f7a7 2337 #define CAN_F11R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2338 #define CAN_F11R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2339 #define CAN_F11R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2340 #define CAN_F11R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2341 #define CAN_F11R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2342 #define CAN_F11R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2343 #define CAN_F11R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2344 #define CAN_F11R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2345 #define CAN_F11R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2346 #define CAN_F11R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2347 #define CAN_F11R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2348 #define CAN_F11R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2349 #define CAN_F11R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2350 #define CAN_F11R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2351 #define CAN_F11R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2352 #define CAN_F11R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2353 #define CAN_F11R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2354 #define CAN_F11R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2355 #define CAN_F11R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2356 #define CAN_F11R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2357 #define CAN_F11R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2358 #define CAN_F11R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2359 #define CAN_F11R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2360 #define CAN_F11R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2361 #define CAN_F11R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2362 #define CAN_F11R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2363 #define CAN_F11R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2364 #define CAN_F11R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2365 #define CAN_F11R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2366 #define CAN_F11R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2367 #define CAN_F11R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2368 #define CAN_F11R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2369
schille 1:7a96e635f7a7 2370 /******************* Bit definition for CAN_F12R1 register ******************/
schille 1:7a96e635f7a7 2371 #define CAN_F12R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2372 #define CAN_F12R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2373 #define CAN_F12R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2374 #define CAN_F12R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2375 #define CAN_F12R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2376 #define CAN_F12R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2377 #define CAN_F12R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2378 #define CAN_F12R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2379 #define CAN_F12R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2380 #define CAN_F12R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2381 #define CAN_F12R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2382 #define CAN_F12R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2383 #define CAN_F12R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2384 #define CAN_F12R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2385 #define CAN_F12R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2386 #define CAN_F12R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2387 #define CAN_F12R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2388 #define CAN_F12R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2389 #define CAN_F12R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2390 #define CAN_F12R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2391 #define CAN_F12R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2392 #define CAN_F12R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2393 #define CAN_F12R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2394 #define CAN_F12R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2395 #define CAN_F12R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2396 #define CAN_F12R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2397 #define CAN_F12R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2398 #define CAN_F12R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2399 #define CAN_F12R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2400 #define CAN_F12R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2401 #define CAN_F12R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2402 #define CAN_F12R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2403
schille 1:7a96e635f7a7 2404 /******************* Bit definition for CAN_F13R1 register ******************/
schille 1:7a96e635f7a7 2405 #define CAN_F13R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2406 #define CAN_F13R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2407 #define CAN_F13R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2408 #define CAN_F13R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2409 #define CAN_F13R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2410 #define CAN_F13R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2411 #define CAN_F13R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2412 #define CAN_F13R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2413 #define CAN_F13R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2414 #define CAN_F13R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2415 #define CAN_F13R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2416 #define CAN_F13R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2417 #define CAN_F13R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2418 #define CAN_F13R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2419 #define CAN_F13R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2420 #define CAN_F13R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2421 #define CAN_F13R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2422 #define CAN_F13R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2423 #define CAN_F13R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2424 #define CAN_F13R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2425 #define CAN_F13R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2426 #define CAN_F13R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2427 #define CAN_F13R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2428 #define CAN_F13R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2429 #define CAN_F13R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2430 #define CAN_F13R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2431 #define CAN_F13R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2432 #define CAN_F13R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2433 #define CAN_F13R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2434 #define CAN_F13R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2435 #define CAN_F13R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2436 #define CAN_F13R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2437
schille 1:7a96e635f7a7 2438 /******************* Bit definition for CAN_F0R2 register *******************/
schille 1:7a96e635f7a7 2439 #define CAN_F0R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2440 #define CAN_F0R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2441 #define CAN_F0R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2442 #define CAN_F0R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2443 #define CAN_F0R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2444 #define CAN_F0R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2445 #define CAN_F0R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2446 #define CAN_F0R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2447 #define CAN_F0R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2448 #define CAN_F0R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2449 #define CAN_F0R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2450 #define CAN_F0R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2451 #define CAN_F0R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2452 #define CAN_F0R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2453 #define CAN_F0R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2454 #define CAN_F0R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2455 #define CAN_F0R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2456 #define CAN_F0R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2457 #define CAN_F0R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2458 #define CAN_F0R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2459 #define CAN_F0R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2460 #define CAN_F0R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2461 #define CAN_F0R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2462 #define CAN_F0R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2463 #define CAN_F0R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2464 #define CAN_F0R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2465 #define CAN_F0R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2466 #define CAN_F0R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2467 #define CAN_F0R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2468 #define CAN_F0R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2469 #define CAN_F0R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2470 #define CAN_F0R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2471
schille 1:7a96e635f7a7 2472 /******************* Bit definition for CAN_F1R2 register *******************/
schille 1:7a96e635f7a7 2473 #define CAN_F1R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2474 #define CAN_F1R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2475 #define CAN_F1R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2476 #define CAN_F1R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2477 #define CAN_F1R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2478 #define CAN_F1R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2479 #define CAN_F1R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2480 #define CAN_F1R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2481 #define CAN_F1R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2482 #define CAN_F1R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2483 #define CAN_F1R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2484 #define CAN_F1R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2485 #define CAN_F1R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2486 #define CAN_F1R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2487 #define CAN_F1R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2488 #define CAN_F1R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2489 #define CAN_F1R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2490 #define CAN_F1R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2491 #define CAN_F1R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2492 #define CAN_F1R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2493 #define CAN_F1R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2494 #define CAN_F1R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2495 #define CAN_F1R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2496 #define CAN_F1R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2497 #define CAN_F1R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2498 #define CAN_F1R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2499 #define CAN_F1R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2500 #define CAN_F1R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2501 #define CAN_F1R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2502 #define CAN_F1R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2503 #define CAN_F1R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2504 #define CAN_F1R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2505
schille 1:7a96e635f7a7 2506 /******************* Bit definition for CAN_F2R2 register *******************/
schille 1:7a96e635f7a7 2507 #define CAN_F2R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2508 #define CAN_F2R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2509 #define CAN_F2R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2510 #define CAN_F2R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2511 #define CAN_F2R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2512 #define CAN_F2R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2513 #define CAN_F2R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2514 #define CAN_F2R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2515 #define CAN_F2R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2516 #define CAN_F2R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2517 #define CAN_F2R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2518 #define CAN_F2R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2519 #define CAN_F2R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2520 #define CAN_F2R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2521 #define CAN_F2R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2522 #define CAN_F2R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2523 #define CAN_F2R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2524 #define CAN_F2R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2525 #define CAN_F2R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2526 #define CAN_F2R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2527 #define CAN_F2R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2528 #define CAN_F2R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2529 #define CAN_F2R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2530 #define CAN_F2R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2531 #define CAN_F2R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2532 #define CAN_F2R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2533 #define CAN_F2R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2534 #define CAN_F2R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2535 #define CAN_F2R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2536 #define CAN_F2R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2537 #define CAN_F2R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2538 #define CAN_F2R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2539
schille 1:7a96e635f7a7 2540 /******************* Bit definition for CAN_F3R2 register *******************/
schille 1:7a96e635f7a7 2541 #define CAN_F3R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2542 #define CAN_F3R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2543 #define CAN_F3R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2544 #define CAN_F3R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2545 #define CAN_F3R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2546 #define CAN_F3R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2547 #define CAN_F3R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2548 #define CAN_F3R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2549 #define CAN_F3R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2550 #define CAN_F3R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2551 #define CAN_F3R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2552 #define CAN_F3R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2553 #define CAN_F3R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2554 #define CAN_F3R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2555 #define CAN_F3R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2556 #define CAN_F3R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2557 #define CAN_F3R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2558 #define CAN_F3R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2559 #define CAN_F3R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2560 #define CAN_F3R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2561 #define CAN_F3R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2562 #define CAN_F3R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2563 #define CAN_F3R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2564 #define CAN_F3R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2565 #define CAN_F3R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2566 #define CAN_F3R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2567 #define CAN_F3R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2568 #define CAN_F3R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2569 #define CAN_F3R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2570 #define CAN_F3R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2571 #define CAN_F3R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2572 #define CAN_F3R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2573
schille 1:7a96e635f7a7 2574 /******************* Bit definition for CAN_F4R2 register *******************/
schille 1:7a96e635f7a7 2575 #define CAN_F4R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2576 #define CAN_F4R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2577 #define CAN_F4R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2578 #define CAN_F4R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2579 #define CAN_F4R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2580 #define CAN_F4R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2581 #define CAN_F4R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2582 #define CAN_F4R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2583 #define CAN_F4R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2584 #define CAN_F4R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2585 #define CAN_F4R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2586 #define CAN_F4R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2587 #define CAN_F4R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2588 #define CAN_F4R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2589 #define CAN_F4R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2590 #define CAN_F4R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2591 #define CAN_F4R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2592 #define CAN_F4R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2593 #define CAN_F4R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2594 #define CAN_F4R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2595 #define CAN_F4R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2596 #define CAN_F4R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2597 #define CAN_F4R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2598 #define CAN_F4R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2599 #define CAN_F4R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2600 #define CAN_F4R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2601 #define CAN_F4R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2602 #define CAN_F4R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2603 #define CAN_F4R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2604 #define CAN_F4R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2605 #define CAN_F4R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2606 #define CAN_F4R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2607
schille 1:7a96e635f7a7 2608 /******************* Bit definition for CAN_F5R2 register *******************/
schille 1:7a96e635f7a7 2609 #define CAN_F5R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2610 #define CAN_F5R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2611 #define CAN_F5R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2612 #define CAN_F5R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2613 #define CAN_F5R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2614 #define CAN_F5R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2615 #define CAN_F5R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2616 #define CAN_F5R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2617 #define CAN_F5R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2618 #define CAN_F5R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2619 #define CAN_F5R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2620 #define CAN_F5R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2621 #define CAN_F5R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2622 #define CAN_F5R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2623 #define CAN_F5R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2624 #define CAN_F5R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2625 #define CAN_F5R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2626 #define CAN_F5R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2627 #define CAN_F5R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2628 #define CAN_F5R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2629 #define CAN_F5R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2630 #define CAN_F5R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2631 #define CAN_F5R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2632 #define CAN_F5R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2633 #define CAN_F5R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2634 #define CAN_F5R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2635 #define CAN_F5R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2636 #define CAN_F5R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2637 #define CAN_F5R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2638 #define CAN_F5R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2639 #define CAN_F5R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2640 #define CAN_F5R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2641
schille 1:7a96e635f7a7 2642 /******************* Bit definition for CAN_F6R2 register *******************/
schille 1:7a96e635f7a7 2643 #define CAN_F6R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2644 #define CAN_F6R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2645 #define CAN_F6R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2646 #define CAN_F6R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2647 #define CAN_F6R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2648 #define CAN_F6R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2649 #define CAN_F6R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2650 #define CAN_F6R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2651 #define CAN_F6R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2652 #define CAN_F6R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2653 #define CAN_F6R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2654 #define CAN_F6R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2655 #define CAN_F6R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2656 #define CAN_F6R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2657 #define CAN_F6R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2658 #define CAN_F6R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2659 #define CAN_F6R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2660 #define CAN_F6R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2661 #define CAN_F6R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2662 #define CAN_F6R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2663 #define CAN_F6R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2664 #define CAN_F6R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2665 #define CAN_F6R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2666 #define CAN_F6R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2667 #define CAN_F6R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2668 #define CAN_F6R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2669 #define CAN_F6R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2670 #define CAN_F6R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2671 #define CAN_F6R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2672 #define CAN_F6R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2673 #define CAN_F6R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2674 #define CAN_F6R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2675
schille 1:7a96e635f7a7 2676 /******************* Bit definition for CAN_F7R2 register *******************/
schille 1:7a96e635f7a7 2677 #define CAN_F7R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2678 #define CAN_F7R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2679 #define CAN_F7R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2680 #define CAN_F7R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2681 #define CAN_F7R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2682 #define CAN_F7R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2683 #define CAN_F7R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2684 #define CAN_F7R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2685 #define CAN_F7R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2686 #define CAN_F7R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2687 #define CAN_F7R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2688 #define CAN_F7R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2689 #define CAN_F7R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2690 #define CAN_F7R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2691 #define CAN_F7R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2692 #define CAN_F7R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2693 #define CAN_F7R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2694 #define CAN_F7R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2695 #define CAN_F7R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2696 #define CAN_F7R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2697 #define CAN_F7R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2698 #define CAN_F7R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2699 #define CAN_F7R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2700 #define CAN_F7R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2701 #define CAN_F7R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2702 #define CAN_F7R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2703 #define CAN_F7R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2704 #define CAN_F7R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2705 #define CAN_F7R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2706 #define CAN_F7R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2707 #define CAN_F7R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2708 #define CAN_F7R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2709
schille 1:7a96e635f7a7 2710 /******************* Bit definition for CAN_F8R2 register *******************/
schille 1:7a96e635f7a7 2711 #define CAN_F8R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2712 #define CAN_F8R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2713 #define CAN_F8R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2714 #define CAN_F8R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2715 #define CAN_F8R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2716 #define CAN_F8R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2717 #define CAN_F8R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2718 #define CAN_F8R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2719 #define CAN_F8R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2720 #define CAN_F8R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2721 #define CAN_F8R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2722 #define CAN_F8R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2723 #define CAN_F8R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2724 #define CAN_F8R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2725 #define CAN_F8R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2726 #define CAN_F8R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2727 #define CAN_F8R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2728 #define CAN_F8R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2729 #define CAN_F8R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2730 #define CAN_F8R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2731 #define CAN_F8R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2732 #define CAN_F8R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2733 #define CAN_F8R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2734 #define CAN_F8R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2735 #define CAN_F8R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2736 #define CAN_F8R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2737 #define CAN_F8R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2738 #define CAN_F8R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2739 #define CAN_F8R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2740 #define CAN_F8R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2741 #define CAN_F8R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2742 #define CAN_F8R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2743
schille 1:7a96e635f7a7 2744 /******************* Bit definition for CAN_F9R2 register *******************/
schille 1:7a96e635f7a7 2745 #define CAN_F9R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2746 #define CAN_F9R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2747 #define CAN_F9R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2748 #define CAN_F9R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2749 #define CAN_F9R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2750 #define CAN_F9R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2751 #define CAN_F9R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2752 #define CAN_F9R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2753 #define CAN_F9R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2754 #define CAN_F9R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2755 #define CAN_F9R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2756 #define CAN_F9R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2757 #define CAN_F9R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2758 #define CAN_F9R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2759 #define CAN_F9R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2760 #define CAN_F9R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2761 #define CAN_F9R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2762 #define CAN_F9R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2763 #define CAN_F9R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2764 #define CAN_F9R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2765 #define CAN_F9R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2766 #define CAN_F9R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2767 #define CAN_F9R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2768 #define CAN_F9R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2769 #define CAN_F9R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2770 #define CAN_F9R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2771 #define CAN_F9R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2772 #define CAN_F9R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2773 #define CAN_F9R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2774 #define CAN_F9R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2775 #define CAN_F9R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2776 #define CAN_F9R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2777
schille 1:7a96e635f7a7 2778 /******************* Bit definition for CAN_F10R2 register ******************/
schille 1:7a96e635f7a7 2779 #define CAN_F10R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2780 #define CAN_F10R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2781 #define CAN_F10R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2782 #define CAN_F10R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2783 #define CAN_F10R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2784 #define CAN_F10R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2785 #define CAN_F10R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2786 #define CAN_F10R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2787 #define CAN_F10R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2788 #define CAN_F10R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2789 #define CAN_F10R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2790 #define CAN_F10R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2791 #define CAN_F10R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2792 #define CAN_F10R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2793 #define CAN_F10R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2794 #define CAN_F10R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2795 #define CAN_F10R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2796 #define CAN_F10R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2797 #define CAN_F10R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2798 #define CAN_F10R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2799 #define CAN_F10R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2800 #define CAN_F10R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2801 #define CAN_F10R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2802 #define CAN_F10R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2803 #define CAN_F10R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2804 #define CAN_F10R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2805 #define CAN_F10R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2806 #define CAN_F10R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2807 #define CAN_F10R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2808 #define CAN_F10R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2809 #define CAN_F10R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2810 #define CAN_F10R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2811
schille 1:7a96e635f7a7 2812 /******************* Bit definition for CAN_F11R2 register ******************/
schille 1:7a96e635f7a7 2813 #define CAN_F11R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2814 #define CAN_F11R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2815 #define CAN_F11R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2816 #define CAN_F11R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2817 #define CAN_F11R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2818 #define CAN_F11R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2819 #define CAN_F11R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2820 #define CAN_F11R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2821 #define CAN_F11R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2822 #define CAN_F11R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2823 #define CAN_F11R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2824 #define CAN_F11R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2825 #define CAN_F11R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2826 #define CAN_F11R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2827 #define CAN_F11R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2828 #define CAN_F11R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2829 #define CAN_F11R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2830 #define CAN_F11R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2831 #define CAN_F11R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2832 #define CAN_F11R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2833 #define CAN_F11R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2834 #define CAN_F11R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2835 #define CAN_F11R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2836 #define CAN_F11R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2837 #define CAN_F11R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2838 #define CAN_F11R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2839 #define CAN_F11R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2840 #define CAN_F11R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2841 #define CAN_F11R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2842 #define CAN_F11R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2843 #define CAN_F11R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2844 #define CAN_F11R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2845
schille 1:7a96e635f7a7 2846 /******************* Bit definition for CAN_F12R2 register ******************/
schille 1:7a96e635f7a7 2847 #define CAN_F12R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2848 #define CAN_F12R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2849 #define CAN_F12R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2850 #define CAN_F12R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2851 #define CAN_F12R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2852 #define CAN_F12R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2853 #define CAN_F12R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2854 #define CAN_F12R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2855 #define CAN_F12R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2856 #define CAN_F12R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2857 #define CAN_F12R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2858 #define CAN_F12R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2859 #define CAN_F12R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2860 #define CAN_F12R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2861 #define CAN_F12R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2862 #define CAN_F12R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2863 #define CAN_F12R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2864 #define CAN_F12R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2865 #define CAN_F12R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2866 #define CAN_F12R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2867 #define CAN_F12R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2868 #define CAN_F12R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2869 #define CAN_F12R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2870 #define CAN_F12R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2871 #define CAN_F12R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2872 #define CAN_F12R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2873 #define CAN_F12R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2874 #define CAN_F12R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2875 #define CAN_F12R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2876 #define CAN_F12R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2877 #define CAN_F12R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2878 #define CAN_F12R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2879
schille 1:7a96e635f7a7 2880 /******************* Bit definition for CAN_F13R2 register ******************/
schille 1:7a96e635f7a7 2881 #define CAN_F13R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
schille 1:7a96e635f7a7 2882 #define CAN_F13R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
schille 1:7a96e635f7a7 2883 #define CAN_F13R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
schille 1:7a96e635f7a7 2884 #define CAN_F13R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
schille 1:7a96e635f7a7 2885 #define CAN_F13R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
schille 1:7a96e635f7a7 2886 #define CAN_F13R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
schille 1:7a96e635f7a7 2887 #define CAN_F13R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
schille 1:7a96e635f7a7 2888 #define CAN_F13R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
schille 1:7a96e635f7a7 2889 #define CAN_F13R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
schille 1:7a96e635f7a7 2890 #define CAN_F13R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
schille 1:7a96e635f7a7 2891 #define CAN_F13R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
schille 1:7a96e635f7a7 2892 #define CAN_F13R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
schille 1:7a96e635f7a7 2893 #define CAN_F13R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
schille 1:7a96e635f7a7 2894 #define CAN_F13R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
schille 1:7a96e635f7a7 2895 #define CAN_F13R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
schille 1:7a96e635f7a7 2896 #define CAN_F13R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
schille 1:7a96e635f7a7 2897 #define CAN_F13R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
schille 1:7a96e635f7a7 2898 #define CAN_F13R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
schille 1:7a96e635f7a7 2899 #define CAN_F13R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
schille 1:7a96e635f7a7 2900 #define CAN_F13R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
schille 1:7a96e635f7a7 2901 #define CAN_F13R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
schille 1:7a96e635f7a7 2902 #define CAN_F13R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
schille 1:7a96e635f7a7 2903 #define CAN_F13R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
schille 1:7a96e635f7a7 2904 #define CAN_F13R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
schille 1:7a96e635f7a7 2905 #define CAN_F13R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
schille 1:7a96e635f7a7 2906 #define CAN_F13R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
schille 1:7a96e635f7a7 2907 #define CAN_F13R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
schille 1:7a96e635f7a7 2908 #define CAN_F13R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
schille 1:7a96e635f7a7 2909 #define CAN_F13R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
schille 1:7a96e635f7a7 2910 #define CAN_F13R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
schille 1:7a96e635f7a7 2911 #define CAN_F13R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
schille 1:7a96e635f7a7 2912 #define CAN_F13R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
schille 1:7a96e635f7a7 2913
schille 1:7a96e635f7a7 2914 /******************************************************************************/
schille 1:7a96e635f7a7 2915 /* */
schille 1:7a96e635f7a7 2916 /* CRC calculation unit */
schille 1:7a96e635f7a7 2917 /* */
schille 1:7a96e635f7a7 2918 /******************************************************************************/
schille 1:7a96e635f7a7 2919 /******************* Bit definition for CRC_DR register *********************/
schille 1:7a96e635f7a7 2920 #define CRC_DR_DR ((uint32_t)0xFFFFFFFF) /*!< Data register bits */
schille 1:7a96e635f7a7 2921
schille 1:7a96e635f7a7 2922
schille 1:7a96e635f7a7 2923 /******************* Bit definition for CRC_IDR register ********************/
schille 1:7a96e635f7a7 2924 #define CRC_IDR_IDR ((uint8_t)0xFF) /*!< General-purpose 8-bit data register bits */
schille 1:7a96e635f7a7 2925
schille 1:7a96e635f7a7 2926
schille 1:7a96e635f7a7 2927 /******************** Bit definition for CRC_CR register ********************/
schille 1:7a96e635f7a7 2928 #define CRC_CR_RESET ((uint8_t)0x01) /*!< RESET bit */
schille 1:7a96e635f7a7 2929
schille 1:7a96e635f7a7 2930 /******************************************************************************/
schille 1:7a96e635f7a7 2931 /* */
schille 1:7a96e635f7a7 2932 /* Crypto Processor */
schille 1:7a96e635f7a7 2933 /* */
schille 1:7a96e635f7a7 2934 /******************************************************************************/
schille 1:7a96e635f7a7 2935 /******************* Bits definition for CRYP_CR register ********************/
schille 1:7a96e635f7a7 2936 #define CRYP_CR_ALGODIR ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 2937
schille 1:7a96e635f7a7 2938 #define CRYP_CR_ALGOMODE ((uint32_t)0x00080038)
schille 1:7a96e635f7a7 2939 #define CRYP_CR_ALGOMODE_0 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 2940 #define CRYP_CR_ALGOMODE_1 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 2941 #define CRYP_CR_ALGOMODE_2 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 2942 #define CRYP_CR_ALGOMODE_TDES_ECB ((uint32_t)0x00000000)
schille 1:7a96e635f7a7 2943 #define CRYP_CR_ALGOMODE_TDES_CBC ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 2944 #define CRYP_CR_ALGOMODE_DES_ECB ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 2945 #define CRYP_CR_ALGOMODE_DES_CBC ((uint32_t)0x00000018)
schille 1:7a96e635f7a7 2946 #define CRYP_CR_ALGOMODE_AES_ECB ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 2947 #define CRYP_CR_ALGOMODE_AES_CBC ((uint32_t)0x00000028)
schille 1:7a96e635f7a7 2948 #define CRYP_CR_ALGOMODE_AES_CTR ((uint32_t)0x00000030)
schille 1:7a96e635f7a7 2949 #define CRYP_CR_ALGOMODE_AES_KEY ((uint32_t)0x00000038)
schille 1:7a96e635f7a7 2950
schille 1:7a96e635f7a7 2951 #define CRYP_CR_DATATYPE ((uint32_t)0x000000C0)
schille 1:7a96e635f7a7 2952 #define CRYP_CR_DATATYPE_0 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 2953 #define CRYP_CR_DATATYPE_1 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 2954 #define CRYP_CR_KEYSIZE ((uint32_t)0x00000300)
schille 1:7a96e635f7a7 2955 #define CRYP_CR_KEYSIZE_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 2956 #define CRYP_CR_KEYSIZE_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 2957 #define CRYP_CR_FFLUSH ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 2958 #define CRYP_CR_CRYPEN ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 2959
schille 1:7a96e635f7a7 2960 #define CRYP_CR_GCM_CCMPH ((uint32_t)0x00030000)
schille 1:7a96e635f7a7 2961 #define CRYP_CR_GCM_CCMPH_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 2962 #define CRYP_CR_GCM_CCMPH_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 2963 #define CRYP_CR_ALGOMODE_3 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 2964
schille 1:7a96e635f7a7 2965 /****************** Bits definition for CRYP_SR register *********************/
schille 1:7a96e635f7a7 2966 #define CRYP_SR_IFEM ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 2967 #define CRYP_SR_IFNF ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 2968 #define CRYP_SR_OFNE ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 2969 #define CRYP_SR_OFFU ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 2970 #define CRYP_SR_BUSY ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 2971 /****************** Bits definition for CRYP_DMACR register ******************/
schille 1:7a96e635f7a7 2972 #define CRYP_DMACR_DIEN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 2973 #define CRYP_DMACR_DOEN ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 2974 /***************** Bits definition for CRYP_IMSCR register ******************/
schille 1:7a96e635f7a7 2975 #define CRYP_IMSCR_INIM ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 2976 #define CRYP_IMSCR_OUTIM ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 2977 /****************** Bits definition for CRYP_RISR register *******************/
schille 1:7a96e635f7a7 2978 #define CRYP_RISR_OUTRIS ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 2979 #define CRYP_RISR_INRIS ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 2980 /****************** Bits definition for CRYP_MISR register *******************/
schille 1:7a96e635f7a7 2981 #define CRYP_MISR_INMIS ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 2982 #define CRYP_MISR_OUTMIS ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 2983
schille 1:7a96e635f7a7 2984 /******************************************************************************/
schille 1:7a96e635f7a7 2985 /* */
schille 1:7a96e635f7a7 2986 /* Digital to Analog Converter */
schille 1:7a96e635f7a7 2987 /* */
schille 1:7a96e635f7a7 2988 /******************************************************************************/
schille 1:7a96e635f7a7 2989 /******************** Bit definition for DAC_CR register ********************/
schille 1:7a96e635f7a7 2990 #define DAC_CR_EN1 ((uint32_t)0x00000001) /*!<DAC channel1 enable */
schille 1:7a96e635f7a7 2991 #define DAC_CR_BOFF1 ((uint32_t)0x00000002) /*!<DAC channel1 output buffer disable */
schille 1:7a96e635f7a7 2992 #define DAC_CR_TEN1 ((uint32_t)0x00000004) /*!<DAC channel1 Trigger enable */
schille 1:7a96e635f7a7 2993
schille 1:7a96e635f7a7 2994 #define DAC_CR_TSEL1 ((uint32_t)0x00000038) /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */
schille 1:7a96e635f7a7 2995 #define DAC_CR_TSEL1_0 ((uint32_t)0x00000008) /*!<Bit 0 */
schille 1:7a96e635f7a7 2996 #define DAC_CR_TSEL1_1 ((uint32_t)0x00000010) /*!<Bit 1 */
schille 1:7a96e635f7a7 2997 #define DAC_CR_TSEL1_2 ((uint32_t)0x00000020) /*!<Bit 2 */
schille 1:7a96e635f7a7 2998
schille 1:7a96e635f7a7 2999 #define DAC_CR_WAVE1 ((uint32_t)0x000000C0) /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
schille 1:7a96e635f7a7 3000 #define DAC_CR_WAVE1_0 ((uint32_t)0x00000040) /*!<Bit 0 */
schille 1:7a96e635f7a7 3001 #define DAC_CR_WAVE1_1 ((uint32_t)0x00000080) /*!<Bit 1 */
schille 1:7a96e635f7a7 3002
schille 1:7a96e635f7a7 3003 #define DAC_CR_MAMP1 ((uint32_t)0x00000F00) /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
schille 1:7a96e635f7a7 3004 #define DAC_CR_MAMP1_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 3005 #define DAC_CR_MAMP1_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 3006 #define DAC_CR_MAMP1_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 3007 #define DAC_CR_MAMP1_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 3008
schille 1:7a96e635f7a7 3009 #define DAC_CR_DMAEN1 ((uint32_t)0x00001000) /*!<DAC channel1 DMA enable */
schille 1:7a96e635f7a7 3010 #define DAC_CR_EN2 ((uint32_t)0x00010000) /*!<DAC channel2 enable */
schille 1:7a96e635f7a7 3011 #define DAC_CR_BOFF2 ((uint32_t)0x00020000) /*!<DAC channel2 output buffer disable */
schille 1:7a96e635f7a7 3012 #define DAC_CR_TEN2 ((uint32_t)0x00040000) /*!<DAC channel2 Trigger enable */
schille 1:7a96e635f7a7 3013
schille 1:7a96e635f7a7 3014 #define DAC_CR_TSEL2 ((uint32_t)0x00380000) /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
schille 1:7a96e635f7a7 3015 #define DAC_CR_TSEL2_0 ((uint32_t)0x00080000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3016 #define DAC_CR_TSEL2_1 ((uint32_t)0x00100000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3017 #define DAC_CR_TSEL2_2 ((uint32_t)0x00200000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3018
schille 1:7a96e635f7a7 3019 #define DAC_CR_WAVE2 ((uint32_t)0x00C00000) /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
schille 1:7a96e635f7a7 3020 #define DAC_CR_WAVE2_0 ((uint32_t)0x00400000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3021 #define DAC_CR_WAVE2_1 ((uint32_t)0x00800000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3022
schille 1:7a96e635f7a7 3023 #define DAC_CR_MAMP2 ((uint32_t)0x0F000000) /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
schille 1:7a96e635f7a7 3024 #define DAC_CR_MAMP2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3025 #define DAC_CR_MAMP2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3026 #define DAC_CR_MAMP2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3027 #define DAC_CR_MAMP2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3028
schille 1:7a96e635f7a7 3029 #define DAC_CR_DMAEN2 ((uint32_t)0x10000000) /*!<DAC channel2 DMA enabled */
schille 1:7a96e635f7a7 3030
schille 1:7a96e635f7a7 3031 /***************** Bit definition for DAC_SWTRIGR register ******************/
schille 1:7a96e635f7a7 3032 #define DAC_SWTRIGR_SWTRIG1 ((uint8_t)0x01) /*!<DAC channel1 software trigger */
schille 1:7a96e635f7a7 3033 #define DAC_SWTRIGR_SWTRIG2 ((uint8_t)0x02) /*!<DAC channel2 software trigger */
schille 1:7a96e635f7a7 3034
schille 1:7a96e635f7a7 3035 /***************** Bit definition for DAC_DHR12R1 register ******************/
schille 1:7a96e635f7a7 3036 #define DAC_DHR12R1_DACC1DHR ((uint16_t)0x0FFF) /*!<DAC channel1 12-bit Right aligned data */
schille 1:7a96e635f7a7 3037
schille 1:7a96e635f7a7 3038 /***************** Bit definition for DAC_DHR12L1 register ******************/
schille 1:7a96e635f7a7 3039 #define DAC_DHR12L1_DACC1DHR ((uint16_t)0xFFF0) /*!<DAC channel1 12-bit Left aligned data */
schille 1:7a96e635f7a7 3040
schille 1:7a96e635f7a7 3041 /****************** Bit definition for DAC_DHR8R1 register ******************/
schille 1:7a96e635f7a7 3042 #define DAC_DHR8R1_DACC1DHR ((uint8_t)0xFF) /*!<DAC channel1 8-bit Right aligned data */
schille 1:7a96e635f7a7 3043
schille 1:7a96e635f7a7 3044 /***************** Bit definition for DAC_DHR12R2 register ******************/
schille 1:7a96e635f7a7 3045 #define DAC_DHR12R2_DACC2DHR ((uint16_t)0x0FFF) /*!<DAC channel2 12-bit Right aligned data */
schille 1:7a96e635f7a7 3046
schille 1:7a96e635f7a7 3047 /***************** Bit definition for DAC_DHR12L2 register ******************/
schille 1:7a96e635f7a7 3048 #define DAC_DHR12L2_DACC2DHR ((uint16_t)0xFFF0) /*!<DAC channel2 12-bit Left aligned data */
schille 1:7a96e635f7a7 3049
schille 1:7a96e635f7a7 3050 /****************** Bit definition for DAC_DHR8R2 register ******************/
schille 1:7a96e635f7a7 3051 #define DAC_DHR8R2_DACC2DHR ((uint8_t)0xFF) /*!<DAC channel2 8-bit Right aligned data */
schille 1:7a96e635f7a7 3052
schille 1:7a96e635f7a7 3053 /***************** Bit definition for DAC_DHR12RD register ******************/
schille 1:7a96e635f7a7 3054 #define DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF) /*!<DAC channel1 12-bit Right aligned data */
schille 1:7a96e635f7a7 3055 #define DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000) /*!<DAC channel2 12-bit Right aligned data */
schille 1:7a96e635f7a7 3056
schille 1:7a96e635f7a7 3057 /***************** Bit definition for DAC_DHR12LD register ******************/
schille 1:7a96e635f7a7 3058 #define DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0) /*!<DAC channel1 12-bit Left aligned data */
schille 1:7a96e635f7a7 3059 #define DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000) /*!<DAC channel2 12-bit Left aligned data */
schille 1:7a96e635f7a7 3060
schille 1:7a96e635f7a7 3061 /****************** Bit definition for DAC_DHR8RD register ******************/
schille 1:7a96e635f7a7 3062 #define DAC_DHR8RD_DACC1DHR ((uint16_t)0x00FF) /*!<DAC channel1 8-bit Right aligned data */
schille 1:7a96e635f7a7 3063 #define DAC_DHR8RD_DACC2DHR ((uint16_t)0xFF00) /*!<DAC channel2 8-bit Right aligned data */
schille 1:7a96e635f7a7 3064
schille 1:7a96e635f7a7 3065 /******************* Bit definition for DAC_DOR1 register *******************/
schille 1:7a96e635f7a7 3066 #define DAC_DOR1_DACC1DOR ((uint16_t)0x0FFF) /*!<DAC channel1 data output */
schille 1:7a96e635f7a7 3067
schille 1:7a96e635f7a7 3068 /******************* Bit definition for DAC_DOR2 register *******************/
schille 1:7a96e635f7a7 3069 #define DAC_DOR2_DACC2DOR ((uint16_t)0x0FFF) /*!<DAC channel2 data output */
schille 1:7a96e635f7a7 3070
schille 1:7a96e635f7a7 3071 /******************** Bit definition for DAC_SR register ********************/
schille 1:7a96e635f7a7 3072 #define DAC_SR_DMAUDR1 ((uint32_t)0x00002000) /*!<DAC channel1 DMA underrun flag */
schille 1:7a96e635f7a7 3073 #define DAC_SR_DMAUDR2 ((uint32_t)0x20000000) /*!<DAC channel2 DMA underrun flag */
schille 1:7a96e635f7a7 3074
schille 1:7a96e635f7a7 3075 /******************************************************************************/
schille 1:7a96e635f7a7 3076 /* */
schille 1:7a96e635f7a7 3077 /* Debug MCU */
schille 1:7a96e635f7a7 3078 /* */
schille 1:7a96e635f7a7 3079 /******************************************************************************/
schille 1:7a96e635f7a7 3080
schille 1:7a96e635f7a7 3081 /******************************************************************************/
schille 1:7a96e635f7a7 3082 /* */
schille 1:7a96e635f7a7 3083 /* DCMI */
schille 1:7a96e635f7a7 3084 /* */
schille 1:7a96e635f7a7 3085 /******************************************************************************/
schille 1:7a96e635f7a7 3086 /******************** Bits definition for DCMI_CR register ******************/
schille 1:7a96e635f7a7 3087 #define DCMI_CR_CAPTURE ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3088 #define DCMI_CR_CM ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3089 #define DCMI_CR_CROP ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3090 #define DCMI_CR_JPEG ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3091 #define DCMI_CR_ESS ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3092 #define DCMI_CR_PCKPOL ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3093 #define DCMI_CR_HSPOL ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3094 #define DCMI_CR_VSPOL ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 3095 #define DCMI_CR_FCRC_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 3096 #define DCMI_CR_FCRC_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 3097 #define DCMI_CR_EDM_0 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 3098 #define DCMI_CR_EDM_1 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 3099 #define DCMI_CR_CRE ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 3100 #define DCMI_CR_ENABLE ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 3101
schille 1:7a96e635f7a7 3102 /******************** Bits definition for DCMI_SR register ******************/
schille 1:7a96e635f7a7 3103 #define DCMI_SR_HSYNC ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3104 #define DCMI_SR_VSYNC ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3105 #define DCMI_SR_FNE ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3106
schille 1:7a96e635f7a7 3107 /******************** Bits definition for DCMI_RISR register ****************/
schille 1:7a96e635f7a7 3108 #define DCMI_RISR_FRAME_RIS ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3109 #define DCMI_RISR_OVF_RIS ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3110 #define DCMI_RISR_ERR_RIS ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3111 #define DCMI_RISR_VSYNC_RIS ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3112 #define DCMI_RISR_LINE_RIS ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3113
schille 1:7a96e635f7a7 3114 /******************** Bits definition for DCMI_IER register *****************/
schille 1:7a96e635f7a7 3115 #define DCMI_IER_FRAME_IE ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3116 #define DCMI_IER_OVF_IE ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3117 #define DCMI_IER_ERR_IE ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3118 #define DCMI_IER_VSYNC_IE ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3119 #define DCMI_IER_LINE_IE ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3120
schille 1:7a96e635f7a7 3121 /******************** Bits definition for DCMI_MISR register ****************/
schille 1:7a96e635f7a7 3122 #define DCMI_MISR_FRAME_MIS ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3123 #define DCMI_MISR_OVF_MIS ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3124 #define DCMI_MISR_ERR_MIS ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3125 #define DCMI_MISR_VSYNC_MIS ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3126 #define DCMI_MISR_LINE_MIS ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3127
schille 1:7a96e635f7a7 3128 /******************** Bits definition for DCMI_ICR register *****************/
schille 1:7a96e635f7a7 3129 #define DCMI_ICR_FRAME_ISC ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3130 #define DCMI_ICR_OVF_ISC ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3131 #define DCMI_ICR_ERR_ISC ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3132 #define DCMI_ICR_VSYNC_ISC ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3133 #define DCMI_ICR_LINE_ISC ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3134
schille 1:7a96e635f7a7 3135 /******************************************************************************/
schille 1:7a96e635f7a7 3136 /* */
schille 1:7a96e635f7a7 3137 /* DMA Controller */
schille 1:7a96e635f7a7 3138 /* */
schille 1:7a96e635f7a7 3139 /******************************************************************************/
schille 1:7a96e635f7a7 3140 /******************** Bits definition for DMA_SxCR register *****************/
schille 1:7a96e635f7a7 3141 #define DMA_SxCR_CHSEL ((uint32_t)0x0E000000)
schille 1:7a96e635f7a7 3142 #define DMA_SxCR_CHSEL_0 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 3143 #define DMA_SxCR_CHSEL_1 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 3144 #define DMA_SxCR_CHSEL_2 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 3145 #define DMA_SxCR_MBURST ((uint32_t)0x01800000)
schille 1:7a96e635f7a7 3146 #define DMA_SxCR_MBURST_0 ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 3147 #define DMA_SxCR_MBURST_1 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 3148 #define DMA_SxCR_PBURST ((uint32_t)0x00600000)
schille 1:7a96e635f7a7 3149 #define DMA_SxCR_PBURST_0 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 3150 #define DMA_SxCR_PBURST_1 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 3151 #define DMA_SxCR_ACK ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 3152 #define DMA_SxCR_CT ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 3153 #define DMA_SxCR_DBM ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 3154 #define DMA_SxCR_PL ((uint32_t)0x00030000)
schille 1:7a96e635f7a7 3155 #define DMA_SxCR_PL_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 3156 #define DMA_SxCR_PL_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 3157 #define DMA_SxCR_PINCOS ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 3158 #define DMA_SxCR_MSIZE ((uint32_t)0x00006000)
schille 1:7a96e635f7a7 3159 #define DMA_SxCR_MSIZE_0 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 3160 #define DMA_SxCR_MSIZE_1 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 3161 #define DMA_SxCR_PSIZE ((uint32_t)0x00001800)
schille 1:7a96e635f7a7 3162 #define DMA_SxCR_PSIZE_0 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 3163 #define DMA_SxCR_PSIZE_1 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 3164 #define DMA_SxCR_MINC ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 3165 #define DMA_SxCR_PINC ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 3166 #define DMA_SxCR_CIRC ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 3167 #define DMA_SxCR_DIR ((uint32_t)0x000000C0)
schille 1:7a96e635f7a7 3168 #define DMA_SxCR_DIR_0 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3169 #define DMA_SxCR_DIR_1 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 3170 #define DMA_SxCR_PFCTRL ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3171 #define DMA_SxCR_TCIE ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3172 #define DMA_SxCR_HTIE ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3173 #define DMA_SxCR_TEIE ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3174 #define DMA_SxCR_DMEIE ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3175 #define DMA_SxCR_EN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3176
schille 1:7a96e635f7a7 3177 /******************** Bits definition for DMA_SxCNDTR register **************/
schille 1:7a96e635f7a7 3178 #define DMA_SxNDT ((uint32_t)0x0000FFFF)
schille 1:7a96e635f7a7 3179 #define DMA_SxNDT_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3180 #define DMA_SxNDT_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3181 #define DMA_SxNDT_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3182 #define DMA_SxNDT_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3183 #define DMA_SxNDT_4 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3184 #define DMA_SxNDT_5 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3185 #define DMA_SxNDT_6 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3186 #define DMA_SxNDT_7 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 3187 #define DMA_SxNDT_8 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 3188 #define DMA_SxNDT_9 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 3189 #define DMA_SxNDT_10 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 3190 #define DMA_SxNDT_11 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 3191 #define DMA_SxNDT_12 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 3192 #define DMA_SxNDT_13 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 3193 #define DMA_SxNDT_14 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 3194 #define DMA_SxNDT_15 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 3195
schille 1:7a96e635f7a7 3196 /******************** Bits definition for DMA_SxFCR register ****************/
schille 1:7a96e635f7a7 3197 #define DMA_SxFCR_FEIE ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 3198 #define DMA_SxFCR_FS ((uint32_t)0x00000038)
schille 1:7a96e635f7a7 3199 #define DMA_SxFCR_FS_0 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3200 #define DMA_SxFCR_FS_1 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3201 #define DMA_SxFCR_FS_2 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3202 #define DMA_SxFCR_DMDIS ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3203 #define DMA_SxFCR_FTH ((uint32_t)0x00000003)
schille 1:7a96e635f7a7 3204 #define DMA_SxFCR_FTH_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3205 #define DMA_SxFCR_FTH_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3206
schille 1:7a96e635f7a7 3207 /******************** Bits definition for DMA_LISR register *****************/
schille 1:7a96e635f7a7 3208 #define DMA_LISR_TCIF3 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 3209 #define DMA_LISR_HTIF3 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 3210 #define DMA_LISR_TEIF3 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 3211 #define DMA_LISR_DMEIF3 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 3212 #define DMA_LISR_FEIF3 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 3213 #define DMA_LISR_TCIF2 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 3214 #define DMA_LISR_HTIF2 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 3215 #define DMA_LISR_TEIF2 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 3216 #define DMA_LISR_DMEIF2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 3217 #define DMA_LISR_FEIF2 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 3218 #define DMA_LISR_TCIF1 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 3219 #define DMA_LISR_HTIF1 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 3220 #define DMA_LISR_TEIF1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 3221 #define DMA_LISR_DMEIF1 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 3222 #define DMA_LISR_FEIF1 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3223 #define DMA_LISR_TCIF0 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3224 #define DMA_LISR_HTIF0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3225 #define DMA_LISR_TEIF0 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3226 #define DMA_LISR_DMEIF0 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3227 #define DMA_LISR_FEIF0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3228
schille 1:7a96e635f7a7 3229 /******************** Bits definition for DMA_HISR register *****************/
schille 1:7a96e635f7a7 3230 #define DMA_HISR_TCIF7 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 3231 #define DMA_HISR_HTIF7 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 3232 #define DMA_HISR_TEIF7 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 3233 #define DMA_HISR_DMEIF7 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 3234 #define DMA_HISR_FEIF7 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 3235 #define DMA_HISR_TCIF6 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 3236 #define DMA_HISR_HTIF6 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 3237 #define DMA_HISR_TEIF6 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 3238 #define DMA_HISR_DMEIF6 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 3239 #define DMA_HISR_FEIF6 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 3240 #define DMA_HISR_TCIF5 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 3241 #define DMA_HISR_HTIF5 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 3242 #define DMA_HISR_TEIF5 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 3243 #define DMA_HISR_DMEIF5 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 3244 #define DMA_HISR_FEIF5 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3245 #define DMA_HISR_TCIF4 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3246 #define DMA_HISR_HTIF4 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3247 #define DMA_HISR_TEIF4 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3248 #define DMA_HISR_DMEIF4 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3249 #define DMA_HISR_FEIF4 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3250
schille 1:7a96e635f7a7 3251 /******************** Bits definition for DMA_LIFCR register ****************/
schille 1:7a96e635f7a7 3252 #define DMA_LIFCR_CTCIF3 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 3253 #define DMA_LIFCR_CHTIF3 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 3254 #define DMA_LIFCR_CTEIF3 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 3255 #define DMA_LIFCR_CDMEIF3 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 3256 #define DMA_LIFCR_CFEIF3 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 3257 #define DMA_LIFCR_CTCIF2 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 3258 #define DMA_LIFCR_CHTIF2 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 3259 #define DMA_LIFCR_CTEIF2 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 3260 #define DMA_LIFCR_CDMEIF2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 3261 #define DMA_LIFCR_CFEIF2 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 3262 #define DMA_LIFCR_CTCIF1 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 3263 #define DMA_LIFCR_CHTIF1 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 3264 #define DMA_LIFCR_CTEIF1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 3265 #define DMA_LIFCR_CDMEIF1 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 3266 #define DMA_LIFCR_CFEIF1 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3267 #define DMA_LIFCR_CTCIF0 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3268 #define DMA_LIFCR_CHTIF0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3269 #define DMA_LIFCR_CTEIF0 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3270 #define DMA_LIFCR_CDMEIF0 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3271 #define DMA_LIFCR_CFEIF0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3272
schille 1:7a96e635f7a7 3273 /******************** Bits definition for DMA_HIFCR register ****************/
schille 1:7a96e635f7a7 3274 #define DMA_HIFCR_CTCIF7 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 3275 #define DMA_HIFCR_CHTIF7 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 3276 #define DMA_HIFCR_CTEIF7 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 3277 #define DMA_HIFCR_CDMEIF7 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 3278 #define DMA_HIFCR_CFEIF7 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 3279 #define DMA_HIFCR_CTCIF6 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 3280 #define DMA_HIFCR_CHTIF6 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 3281 #define DMA_HIFCR_CTEIF6 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 3282 #define DMA_HIFCR_CDMEIF6 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 3283 #define DMA_HIFCR_CFEIF6 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 3284 #define DMA_HIFCR_CTCIF5 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 3285 #define DMA_HIFCR_CHTIF5 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 3286 #define DMA_HIFCR_CTEIF5 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 3287 #define DMA_HIFCR_CDMEIF5 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 3288 #define DMA_HIFCR_CFEIF5 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3289 #define DMA_HIFCR_CTCIF4 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3290 #define DMA_HIFCR_CHTIF4 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3291 #define DMA_HIFCR_CTEIF4 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3292 #define DMA_HIFCR_CDMEIF4 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3293 #define DMA_HIFCR_CFEIF4 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3294
schille 1:7a96e635f7a7 3295
schille 1:7a96e635f7a7 3296 /******************************************************************************/
schille 1:7a96e635f7a7 3297 /* */
schille 1:7a96e635f7a7 3298 /* External Interrupt/Event Controller */
schille 1:7a96e635f7a7 3299 /* */
schille 1:7a96e635f7a7 3300 /******************************************************************************/
schille 1:7a96e635f7a7 3301 /******************* Bit definition for EXTI_IMR register *******************/
schille 1:7a96e635f7a7 3302 #define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!< Interrupt Mask on line 0 */
schille 1:7a96e635f7a7 3303 #define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!< Interrupt Mask on line 1 */
schille 1:7a96e635f7a7 3304 #define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!< Interrupt Mask on line 2 */
schille 1:7a96e635f7a7 3305 #define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!< Interrupt Mask on line 3 */
schille 1:7a96e635f7a7 3306 #define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!< Interrupt Mask on line 4 */
schille 1:7a96e635f7a7 3307 #define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!< Interrupt Mask on line 5 */
schille 1:7a96e635f7a7 3308 #define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!< Interrupt Mask on line 6 */
schille 1:7a96e635f7a7 3309 #define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!< Interrupt Mask on line 7 */
schille 1:7a96e635f7a7 3310 #define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!< Interrupt Mask on line 8 */
schille 1:7a96e635f7a7 3311 #define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!< Interrupt Mask on line 9 */
schille 1:7a96e635f7a7 3312 #define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!< Interrupt Mask on line 10 */
schille 1:7a96e635f7a7 3313 #define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!< Interrupt Mask on line 11 */
schille 1:7a96e635f7a7 3314 #define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!< Interrupt Mask on line 12 */
schille 1:7a96e635f7a7 3315 #define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!< Interrupt Mask on line 13 */
schille 1:7a96e635f7a7 3316 #define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!< Interrupt Mask on line 14 */
schille 1:7a96e635f7a7 3317 #define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!< Interrupt Mask on line 15 */
schille 1:7a96e635f7a7 3318 #define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!< Interrupt Mask on line 16 */
schille 1:7a96e635f7a7 3319 #define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!< Interrupt Mask on line 17 */
schille 1:7a96e635f7a7 3320 #define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!< Interrupt Mask on line 18 */
schille 1:7a96e635f7a7 3321 #define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!< Interrupt Mask on line 19 */
schille 1:7a96e635f7a7 3322
schille 1:7a96e635f7a7 3323 /******************* Bit definition for EXTI_EMR register *******************/
schille 1:7a96e635f7a7 3324 #define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!< Event Mask on line 0 */
schille 1:7a96e635f7a7 3325 #define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!< Event Mask on line 1 */
schille 1:7a96e635f7a7 3326 #define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!< Event Mask on line 2 */
schille 1:7a96e635f7a7 3327 #define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!< Event Mask on line 3 */
schille 1:7a96e635f7a7 3328 #define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!< Event Mask on line 4 */
schille 1:7a96e635f7a7 3329 #define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!< Event Mask on line 5 */
schille 1:7a96e635f7a7 3330 #define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!< Event Mask on line 6 */
schille 1:7a96e635f7a7 3331 #define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!< Event Mask on line 7 */
schille 1:7a96e635f7a7 3332 #define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!< Event Mask on line 8 */
schille 1:7a96e635f7a7 3333 #define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!< Event Mask on line 9 */
schille 1:7a96e635f7a7 3334 #define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!< Event Mask on line 10 */
schille 1:7a96e635f7a7 3335 #define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!< Event Mask on line 11 */
schille 1:7a96e635f7a7 3336 #define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!< Event Mask on line 12 */
schille 1:7a96e635f7a7 3337 #define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!< Event Mask on line 13 */
schille 1:7a96e635f7a7 3338 #define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!< Event Mask on line 14 */
schille 1:7a96e635f7a7 3339 #define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!< Event Mask on line 15 */
schille 1:7a96e635f7a7 3340 #define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!< Event Mask on line 16 */
schille 1:7a96e635f7a7 3341 #define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!< Event Mask on line 17 */
schille 1:7a96e635f7a7 3342 #define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!< Event Mask on line 18 */
schille 1:7a96e635f7a7 3343 #define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!< Event Mask on line 19 */
schille 1:7a96e635f7a7 3344
schille 1:7a96e635f7a7 3345 /****************** Bit definition for EXTI_RTSR register *******************/
schille 1:7a96e635f7a7 3346 #define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!< Rising trigger event configuration bit of line 0 */
schille 1:7a96e635f7a7 3347 #define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!< Rising trigger event configuration bit of line 1 */
schille 1:7a96e635f7a7 3348 #define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!< Rising trigger event configuration bit of line 2 */
schille 1:7a96e635f7a7 3349 #define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!< Rising trigger event configuration bit of line 3 */
schille 1:7a96e635f7a7 3350 #define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!< Rising trigger event configuration bit of line 4 */
schille 1:7a96e635f7a7 3351 #define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!< Rising trigger event configuration bit of line 5 */
schille 1:7a96e635f7a7 3352 #define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!< Rising trigger event configuration bit of line 6 */
schille 1:7a96e635f7a7 3353 #define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!< Rising trigger event configuration bit of line 7 */
schille 1:7a96e635f7a7 3354 #define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!< Rising trigger event configuration bit of line 8 */
schille 1:7a96e635f7a7 3355 #define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!< Rising trigger event configuration bit of line 9 */
schille 1:7a96e635f7a7 3356 #define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!< Rising trigger event configuration bit of line 10 */
schille 1:7a96e635f7a7 3357 #define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!< Rising trigger event configuration bit of line 11 */
schille 1:7a96e635f7a7 3358 #define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!< Rising trigger event configuration bit of line 12 */
schille 1:7a96e635f7a7 3359 #define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!< Rising trigger event configuration bit of line 13 */
schille 1:7a96e635f7a7 3360 #define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!< Rising trigger event configuration bit of line 14 */
schille 1:7a96e635f7a7 3361 #define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!< Rising trigger event configuration bit of line 15 */
schille 1:7a96e635f7a7 3362 #define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!< Rising trigger event configuration bit of line 16 */
schille 1:7a96e635f7a7 3363 #define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!< Rising trigger event configuration bit of line 17 */
schille 1:7a96e635f7a7 3364 #define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!< Rising trigger event configuration bit of line 18 */
schille 1:7a96e635f7a7 3365 #define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!< Rising trigger event configuration bit of line 19 */
schille 1:7a96e635f7a7 3366
schille 1:7a96e635f7a7 3367 /****************** Bit definition for EXTI_FTSR register *******************/
schille 1:7a96e635f7a7 3368 #define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!< Falling trigger event configuration bit of line 0 */
schille 1:7a96e635f7a7 3369 #define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!< Falling trigger event configuration bit of line 1 */
schille 1:7a96e635f7a7 3370 #define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!< Falling trigger event configuration bit of line 2 */
schille 1:7a96e635f7a7 3371 #define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!< Falling trigger event configuration bit of line 3 */
schille 1:7a96e635f7a7 3372 #define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!< Falling trigger event configuration bit of line 4 */
schille 1:7a96e635f7a7 3373 #define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!< Falling trigger event configuration bit of line 5 */
schille 1:7a96e635f7a7 3374 #define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!< Falling trigger event configuration bit of line 6 */
schille 1:7a96e635f7a7 3375 #define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!< Falling trigger event configuration bit of line 7 */
schille 1:7a96e635f7a7 3376 #define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!< Falling trigger event configuration bit of line 8 */
schille 1:7a96e635f7a7 3377 #define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!< Falling trigger event configuration bit of line 9 */
schille 1:7a96e635f7a7 3378 #define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!< Falling trigger event configuration bit of line 10 */
schille 1:7a96e635f7a7 3379 #define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!< Falling trigger event configuration bit of line 11 */
schille 1:7a96e635f7a7 3380 #define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!< Falling trigger event configuration bit of line 12 */
schille 1:7a96e635f7a7 3381 #define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!< Falling trigger event configuration bit of line 13 */
schille 1:7a96e635f7a7 3382 #define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!< Falling trigger event configuration bit of line 14 */
schille 1:7a96e635f7a7 3383 #define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!< Falling trigger event configuration bit of line 15 */
schille 1:7a96e635f7a7 3384 #define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!< Falling trigger event configuration bit of line 16 */
schille 1:7a96e635f7a7 3385 #define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!< Falling trigger event configuration bit of line 17 */
schille 1:7a96e635f7a7 3386 #define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!< Falling trigger event configuration bit of line 18 */
schille 1:7a96e635f7a7 3387 #define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!< Falling trigger event configuration bit of line 19 */
schille 1:7a96e635f7a7 3388
schille 1:7a96e635f7a7 3389 /****************** Bit definition for EXTI_SWIER register ******************/
schille 1:7a96e635f7a7 3390 #define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!< Software Interrupt on line 0 */
schille 1:7a96e635f7a7 3391 #define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!< Software Interrupt on line 1 */
schille 1:7a96e635f7a7 3392 #define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!< Software Interrupt on line 2 */
schille 1:7a96e635f7a7 3393 #define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!< Software Interrupt on line 3 */
schille 1:7a96e635f7a7 3394 #define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!< Software Interrupt on line 4 */
schille 1:7a96e635f7a7 3395 #define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!< Software Interrupt on line 5 */
schille 1:7a96e635f7a7 3396 #define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!< Software Interrupt on line 6 */
schille 1:7a96e635f7a7 3397 #define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!< Software Interrupt on line 7 */
schille 1:7a96e635f7a7 3398 #define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!< Software Interrupt on line 8 */
schille 1:7a96e635f7a7 3399 #define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!< Software Interrupt on line 9 */
schille 1:7a96e635f7a7 3400 #define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!< Software Interrupt on line 10 */
schille 1:7a96e635f7a7 3401 #define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!< Software Interrupt on line 11 */
schille 1:7a96e635f7a7 3402 #define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!< Software Interrupt on line 12 */
schille 1:7a96e635f7a7 3403 #define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!< Software Interrupt on line 13 */
schille 1:7a96e635f7a7 3404 #define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!< Software Interrupt on line 14 */
schille 1:7a96e635f7a7 3405 #define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!< Software Interrupt on line 15 */
schille 1:7a96e635f7a7 3406 #define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!< Software Interrupt on line 16 */
schille 1:7a96e635f7a7 3407 #define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!< Software Interrupt on line 17 */
schille 1:7a96e635f7a7 3408 #define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!< Software Interrupt on line 18 */
schille 1:7a96e635f7a7 3409 #define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!< Software Interrupt on line 19 */
schille 1:7a96e635f7a7 3410
schille 1:7a96e635f7a7 3411 /******************* Bit definition for EXTI_PR register ********************/
schille 1:7a96e635f7a7 3412 #define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!< Pending bit for line 0 */
schille 1:7a96e635f7a7 3413 #define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!< Pending bit for line 1 */
schille 1:7a96e635f7a7 3414 #define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!< Pending bit for line 2 */
schille 1:7a96e635f7a7 3415 #define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!< Pending bit for line 3 */
schille 1:7a96e635f7a7 3416 #define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!< Pending bit for line 4 */
schille 1:7a96e635f7a7 3417 #define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!< Pending bit for line 5 */
schille 1:7a96e635f7a7 3418 #define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!< Pending bit for line 6 */
schille 1:7a96e635f7a7 3419 #define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!< Pending bit for line 7 */
schille 1:7a96e635f7a7 3420 #define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!< Pending bit for line 8 */
schille 1:7a96e635f7a7 3421 #define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!< Pending bit for line 9 */
schille 1:7a96e635f7a7 3422 #define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!< Pending bit for line 10 */
schille 1:7a96e635f7a7 3423 #define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!< Pending bit for line 11 */
schille 1:7a96e635f7a7 3424 #define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!< Pending bit for line 12 */
schille 1:7a96e635f7a7 3425 #define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!< Pending bit for line 13 */
schille 1:7a96e635f7a7 3426 #define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!< Pending bit for line 14 */
schille 1:7a96e635f7a7 3427 #define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!< Pending bit for line 15 */
schille 1:7a96e635f7a7 3428 #define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!< Pending bit for line 16 */
schille 1:7a96e635f7a7 3429 #define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!< Pending bit for line 17 */
schille 1:7a96e635f7a7 3430 #define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!< Pending bit for line 18 */
schille 1:7a96e635f7a7 3431 #define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!< Pending bit for line 19 */
schille 1:7a96e635f7a7 3432
schille 1:7a96e635f7a7 3433 /******************************************************************************/
schille 1:7a96e635f7a7 3434 /* */
schille 1:7a96e635f7a7 3435 /* FLASH */
schille 1:7a96e635f7a7 3436 /* */
schille 1:7a96e635f7a7 3437 /******************************************************************************/
schille 1:7a96e635f7a7 3438 /******************* Bits definition for FLASH_ACR register *****************/
schille 1:7a96e635f7a7 3439 #define FLASH_ACR_LATENCY ((uint32_t)0x0000000F)
schille 1:7a96e635f7a7 3440 #define FLASH_ACR_LATENCY_0WS ((uint32_t)0x00000000)
schille 1:7a96e635f7a7 3441 #define FLASH_ACR_LATENCY_1WS ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3442 #define FLASH_ACR_LATENCY_2WS ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3443 #define FLASH_ACR_LATENCY_3WS ((uint32_t)0x00000003)
schille 1:7a96e635f7a7 3444 #define FLASH_ACR_LATENCY_4WS ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3445 #define FLASH_ACR_LATENCY_5WS ((uint32_t)0x00000005)
schille 1:7a96e635f7a7 3446 #define FLASH_ACR_LATENCY_6WS ((uint32_t)0x00000006)
schille 1:7a96e635f7a7 3447 #define FLASH_ACR_LATENCY_7WS ((uint32_t)0x00000007)
schille 1:7a96e635f7a7 3448
schille 1:7a96e635f7a7 3449 #define FLASH_ACR_PRFTEN ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 3450 #define FLASH_ACR_ICEN ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 3451 #define FLASH_ACR_DCEN ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 3452 #define FLASH_ACR_ICRST ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 3453 #define FLASH_ACR_DCRST ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 3454 #define FLASH_ACR_BYTE0_ADDRESS ((uint32_t)0x40023C00)
schille 1:7a96e635f7a7 3455 #define FLASH_ACR_BYTE2_ADDRESS ((uint32_t)0x40023C03)
schille 1:7a96e635f7a7 3456
schille 1:7a96e635f7a7 3457 /******************* Bits definition for FLASH_SR register ******************/
schille 1:7a96e635f7a7 3458 #define FLASH_SR_EOP ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3459 #define FLASH_SR_SOP ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3460 #define FLASH_SR_WRPERR ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3461 #define FLASH_SR_PGAERR ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3462 #define FLASH_SR_PGPERR ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3463 #define FLASH_SR_PGSERR ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 3464 #define FLASH_SR_BSY ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 3465
schille 1:7a96e635f7a7 3466 /******************* Bits definition for FLASH_CR register ******************/
schille 1:7a96e635f7a7 3467 #define FLASH_CR_PG ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3468 #define FLASH_CR_SER ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3469 #define FLASH_CR_MER ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3470 #define FLASH_CR_MER1 FLASH_CR_MER
schille 1:7a96e635f7a7 3471 #define FLASH_CR_SNB ((uint32_t)0x000000F8)
schille 1:7a96e635f7a7 3472 #define FLASH_CR_SNB_0 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3473 #define FLASH_CR_SNB_1 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 3474 #define FLASH_CR_SNB_2 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3475 #define FLASH_CR_SNB_3 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3476 #define FLASH_CR_SNB_4 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3477 #define FLASH_CR_PSIZE ((uint32_t)0x00000300)
schille 1:7a96e635f7a7 3478 #define FLASH_CR_PSIZE_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 3479 #define FLASH_CR_PSIZE_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 3480 #define FLASH_CR_MER2 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 3481 #define FLASH_CR_STRT ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 3482 #define FLASH_CR_EOPIE ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 3483 #define FLASH_CR_LOCK ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 3484
schille 1:7a96e635f7a7 3485 /******************* Bits definition for FLASH_OPTCR register ***************/
schille 1:7a96e635f7a7 3486 #define FLASH_OPTCR_OPTLOCK ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 3487 #define FLASH_OPTCR_OPTSTRT ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 3488 #define FLASH_OPTCR_BOR_LEV_0 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 3489 #define FLASH_OPTCR_BOR_LEV_1 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 3490 #define FLASH_OPTCR_BOR_LEV ((uint32_t)0x0000000C)
schille 1:7a96e635f7a7 3491 #define FLASH_OPTCR_WDG_SW ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 3492 #define FLASH_OPTCR_nRST_STOP ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 3493 #define FLASH_OPTCR_nRST_STDBY ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 3494 #define FLASH_OPTCR_RDP ((uint32_t)0x0000FF00)
schille 1:7a96e635f7a7 3495 #define FLASH_OPTCR_RDP_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 3496 #define FLASH_OPTCR_RDP_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 3497 #define FLASH_OPTCR_RDP_2 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 3498 #define FLASH_OPTCR_RDP_3 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 3499 #define FLASH_OPTCR_RDP_4 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 3500 #define FLASH_OPTCR_RDP_5 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 3501 #define FLASH_OPTCR_RDP_6 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 3502 #define FLASH_OPTCR_RDP_7 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 3503 #define FLASH_OPTCR_nWRP ((uint32_t)0x0FFF0000)
schille 1:7a96e635f7a7 3504 #define FLASH_OPTCR_nWRP_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 3505 #define FLASH_OPTCR_nWRP_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 3506 #define FLASH_OPTCR_nWRP_2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 3507 #define FLASH_OPTCR_nWRP_3 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 3508 #define FLASH_OPTCR_nWRP_4 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 3509 #define FLASH_OPTCR_nWRP_5 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 3510 #define FLASH_OPTCR_nWRP_6 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 3511 #define FLASH_OPTCR_nWRP_7 ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 3512 #define FLASH_OPTCR_nWRP_8 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 3513 #define FLASH_OPTCR_nWRP_9 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 3514 #define FLASH_OPTCR_nWRP_10 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 3515 #define FLASH_OPTCR_nWRP_11 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 3516
schille 1:7a96e635f7a7 3517 /****************** Bits definition for FLASH_OPTCR1 register ***************/
schille 1:7a96e635f7a7 3518 #define FLASH_OPTCR1_nWRP ((uint32_t)0x0FFF0000)
schille 1:7a96e635f7a7 3519 #define FLASH_OPTCR1_nWRP_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 3520 #define FLASH_OPTCR1_nWRP_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 3521 #define FLASH_OPTCR1_nWRP_2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 3522 #define FLASH_OPTCR1_nWRP_3 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 3523 #define FLASH_OPTCR1_nWRP_4 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 3524 #define FLASH_OPTCR1_nWRP_5 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 3525 #define FLASH_OPTCR1_nWRP_6 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 3526 #define FLASH_OPTCR1_nWRP_7 ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 3527 #define FLASH_OPTCR1_nWRP_8 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 3528 #define FLASH_OPTCR1_nWRP_9 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 3529 #define FLASH_OPTCR1_nWRP_10 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 3530 #define FLASH_OPTCR1_nWRP_11 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 3531
schille 1:7a96e635f7a7 3532
schille 1:7a96e635f7a7 3533 /******************************************************************************/
schille 1:7a96e635f7a7 3534 /* */
schille 1:7a96e635f7a7 3535 /* Flexible Static Memory Controller */
schille 1:7a96e635f7a7 3536 /* */
schille 1:7a96e635f7a7 3537 /******************************************************************************/
schille 1:7a96e635f7a7 3538 /****************** Bit definition for FSMC_BCR1 register *******************/
schille 1:7a96e635f7a7 3539 #define FSMC_BCR1_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
schille 1:7a96e635f7a7 3540 #define FSMC_BCR1_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
schille 1:7a96e635f7a7 3541
schille 1:7a96e635f7a7 3542 #define FSMC_BCR1_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
schille 1:7a96e635f7a7 3543 #define FSMC_BCR1_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
schille 1:7a96e635f7a7 3544 #define FSMC_BCR1_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
schille 1:7a96e635f7a7 3545
schille 1:7a96e635f7a7 3546 #define FSMC_BCR1_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
schille 1:7a96e635f7a7 3547 #define FSMC_BCR1_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3548 #define FSMC_BCR1_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3549
schille 1:7a96e635f7a7 3550 #define FSMC_BCR1_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
schille 1:7a96e635f7a7 3551 #define FSMC_BCR1_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
schille 1:7a96e635f7a7 3552 #define FSMC_BCR1_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
schille 1:7a96e635f7a7 3553 #define FSMC_BCR1_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
schille 1:7a96e635f7a7 3554 #define FSMC_BCR1_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
schille 1:7a96e635f7a7 3555 #define FSMC_BCR1_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
schille 1:7a96e635f7a7 3556 #define FSMC_BCR1_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
schille 1:7a96e635f7a7 3557 #define FSMC_BCR1_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
schille 1:7a96e635f7a7 3558 #define FSMC_BCR1_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
schille 1:7a96e635f7a7 3559 #define FSMC_BCR1_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
schille 1:7a96e635f7a7 3560
schille 1:7a96e635f7a7 3561 /****************** Bit definition for FSMC_BCR2 register *******************/
schille 1:7a96e635f7a7 3562 #define FSMC_BCR2_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
schille 1:7a96e635f7a7 3563 #define FSMC_BCR2_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
schille 1:7a96e635f7a7 3564
schille 1:7a96e635f7a7 3565 #define FSMC_BCR2_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
schille 1:7a96e635f7a7 3566 #define FSMC_BCR2_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
schille 1:7a96e635f7a7 3567 #define FSMC_BCR2_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
schille 1:7a96e635f7a7 3568
schille 1:7a96e635f7a7 3569 #define FSMC_BCR2_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
schille 1:7a96e635f7a7 3570 #define FSMC_BCR2_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3571 #define FSMC_BCR2_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3572
schille 1:7a96e635f7a7 3573 #define FSMC_BCR2_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
schille 1:7a96e635f7a7 3574 #define FSMC_BCR2_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
schille 1:7a96e635f7a7 3575 #define FSMC_BCR2_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
schille 1:7a96e635f7a7 3576 #define FSMC_BCR2_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
schille 1:7a96e635f7a7 3577 #define FSMC_BCR2_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
schille 1:7a96e635f7a7 3578 #define FSMC_BCR2_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
schille 1:7a96e635f7a7 3579 #define FSMC_BCR2_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
schille 1:7a96e635f7a7 3580 #define FSMC_BCR2_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
schille 1:7a96e635f7a7 3581 #define FSMC_BCR2_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
schille 1:7a96e635f7a7 3582 #define FSMC_BCR2_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
schille 1:7a96e635f7a7 3583
schille 1:7a96e635f7a7 3584 /****************** Bit definition for FSMC_BCR3 register *******************/
schille 1:7a96e635f7a7 3585 #define FSMC_BCR3_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
schille 1:7a96e635f7a7 3586 #define FSMC_BCR3_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
schille 1:7a96e635f7a7 3587
schille 1:7a96e635f7a7 3588 #define FSMC_BCR3_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
schille 1:7a96e635f7a7 3589 #define FSMC_BCR3_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
schille 1:7a96e635f7a7 3590 #define FSMC_BCR3_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
schille 1:7a96e635f7a7 3591
schille 1:7a96e635f7a7 3592 #define FSMC_BCR3_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
schille 1:7a96e635f7a7 3593 #define FSMC_BCR3_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3594 #define FSMC_BCR3_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3595
schille 1:7a96e635f7a7 3596 #define FSMC_BCR3_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
schille 1:7a96e635f7a7 3597 #define FSMC_BCR3_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
schille 1:7a96e635f7a7 3598 #define FSMC_BCR3_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
schille 1:7a96e635f7a7 3599 #define FSMC_BCR3_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
schille 1:7a96e635f7a7 3600 #define FSMC_BCR3_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
schille 1:7a96e635f7a7 3601 #define FSMC_BCR3_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
schille 1:7a96e635f7a7 3602 #define FSMC_BCR3_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
schille 1:7a96e635f7a7 3603 #define FSMC_BCR3_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
schille 1:7a96e635f7a7 3604 #define FSMC_BCR3_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
schille 1:7a96e635f7a7 3605 #define FSMC_BCR3_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
schille 1:7a96e635f7a7 3606
schille 1:7a96e635f7a7 3607 /****************** Bit definition for FSMC_BCR4 register *******************/
schille 1:7a96e635f7a7 3608 #define FSMC_BCR4_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
schille 1:7a96e635f7a7 3609 #define FSMC_BCR4_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
schille 1:7a96e635f7a7 3610
schille 1:7a96e635f7a7 3611 #define FSMC_BCR4_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
schille 1:7a96e635f7a7 3612 #define FSMC_BCR4_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
schille 1:7a96e635f7a7 3613 #define FSMC_BCR4_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
schille 1:7a96e635f7a7 3614
schille 1:7a96e635f7a7 3615 #define FSMC_BCR4_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
schille 1:7a96e635f7a7 3616 #define FSMC_BCR4_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3617 #define FSMC_BCR4_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3618
schille 1:7a96e635f7a7 3619 #define FSMC_BCR4_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
schille 1:7a96e635f7a7 3620 #define FSMC_BCR4_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
schille 1:7a96e635f7a7 3621 #define FSMC_BCR4_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
schille 1:7a96e635f7a7 3622 #define FSMC_BCR4_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
schille 1:7a96e635f7a7 3623 #define FSMC_BCR4_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
schille 1:7a96e635f7a7 3624 #define FSMC_BCR4_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
schille 1:7a96e635f7a7 3625 #define FSMC_BCR4_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
schille 1:7a96e635f7a7 3626 #define FSMC_BCR4_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
schille 1:7a96e635f7a7 3627 #define FSMC_BCR4_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
schille 1:7a96e635f7a7 3628 #define FSMC_BCR4_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
schille 1:7a96e635f7a7 3629
schille 1:7a96e635f7a7 3630 /****************** Bit definition for FSMC_BTR1 register ******************/
schille 1:7a96e635f7a7 3631 #define FSMC_BTR1_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
schille 1:7a96e635f7a7 3632 #define FSMC_BTR1_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 3633 #define FSMC_BTR1_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 3634 #define FSMC_BTR1_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 3635 #define FSMC_BTR1_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 3636
schille 1:7a96e635f7a7 3637 #define FSMC_BTR1_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
schille 1:7a96e635f7a7 3638 #define FSMC_BTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3639 #define FSMC_BTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3640 #define FSMC_BTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
schille 1:7a96e635f7a7 3641 #define FSMC_BTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
schille 1:7a96e635f7a7 3642
schille 1:7a96e635f7a7 3643 #define FSMC_BTR1_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
schille 1:7a96e635f7a7 3644 #define FSMC_BTR1_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 3645 #define FSMC_BTR1_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 3646 #define FSMC_BTR1_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 3647 #define FSMC_BTR1_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 3648
schille 1:7a96e635f7a7 3649 #define FSMC_BTR1_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
schille 1:7a96e635f7a7 3650 #define FSMC_BTR1_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3651 #define FSMC_BTR1_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3652 #define FSMC_BTR1_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3653 #define FSMC_BTR1_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3654
schille 1:7a96e635f7a7 3655 #define FSMC_BTR1_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
schille 1:7a96e635f7a7 3656 #define FSMC_BTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3657 #define FSMC_BTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3658 #define FSMC_BTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3659 #define FSMC_BTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3660
schille 1:7a96e635f7a7 3661 #define FSMC_BTR1_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
schille 1:7a96e635f7a7 3662 #define FSMC_BTR1_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3663 #define FSMC_BTR1_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3664 #define FSMC_BTR1_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3665 #define FSMC_BTR1_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3666
schille 1:7a96e635f7a7 3667 #define FSMC_BTR1_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
schille 1:7a96e635f7a7 3668 #define FSMC_BTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3669 #define FSMC_BTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3670
schille 1:7a96e635f7a7 3671 /****************** Bit definition for FSMC_BTR2 register *******************/
schille 1:7a96e635f7a7 3672 #define FSMC_BTR2_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
schille 1:7a96e635f7a7 3673 #define FSMC_BTR2_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 3674 #define FSMC_BTR2_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 3675 #define FSMC_BTR2_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 3676 #define FSMC_BTR2_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 3677
schille 1:7a96e635f7a7 3678 #define FSMC_BTR2_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
schille 1:7a96e635f7a7 3679 #define FSMC_BTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3680 #define FSMC_BTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3681 #define FSMC_BTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
schille 1:7a96e635f7a7 3682 #define FSMC_BTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
schille 1:7a96e635f7a7 3683
schille 1:7a96e635f7a7 3684 #define FSMC_BTR2_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
schille 1:7a96e635f7a7 3685 #define FSMC_BTR2_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 3686 #define FSMC_BTR2_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 3687 #define FSMC_BTR2_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 3688 #define FSMC_BTR2_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 3689
schille 1:7a96e635f7a7 3690 #define FSMC_BTR2_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
schille 1:7a96e635f7a7 3691 #define FSMC_BTR2_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3692 #define FSMC_BTR2_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3693 #define FSMC_BTR2_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3694 #define FSMC_BTR2_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3695
schille 1:7a96e635f7a7 3696 #define FSMC_BTR2_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
schille 1:7a96e635f7a7 3697 #define FSMC_BTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3698 #define FSMC_BTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3699 #define FSMC_BTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3700 #define FSMC_BTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3701
schille 1:7a96e635f7a7 3702 #define FSMC_BTR2_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
schille 1:7a96e635f7a7 3703 #define FSMC_BTR2_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3704 #define FSMC_BTR2_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3705 #define FSMC_BTR2_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3706 #define FSMC_BTR2_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3707
schille 1:7a96e635f7a7 3708 #define FSMC_BTR2_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
schille 1:7a96e635f7a7 3709 #define FSMC_BTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3710 #define FSMC_BTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3711
schille 1:7a96e635f7a7 3712 /******************* Bit definition for FSMC_BTR3 register *******************/
schille 1:7a96e635f7a7 3713 #define FSMC_BTR3_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
schille 1:7a96e635f7a7 3714 #define FSMC_BTR3_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 3715 #define FSMC_BTR3_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 3716 #define FSMC_BTR3_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 3717 #define FSMC_BTR3_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 3718
schille 1:7a96e635f7a7 3719 #define FSMC_BTR3_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
schille 1:7a96e635f7a7 3720 #define FSMC_BTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3721 #define FSMC_BTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3722 #define FSMC_BTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
schille 1:7a96e635f7a7 3723 #define FSMC_BTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
schille 1:7a96e635f7a7 3724
schille 1:7a96e635f7a7 3725 #define FSMC_BTR3_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
schille 1:7a96e635f7a7 3726 #define FSMC_BTR3_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 3727 #define FSMC_BTR3_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 3728 #define FSMC_BTR3_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 3729 #define FSMC_BTR3_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 3730
schille 1:7a96e635f7a7 3731 #define FSMC_BTR3_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
schille 1:7a96e635f7a7 3732 #define FSMC_BTR3_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3733 #define FSMC_BTR3_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3734 #define FSMC_BTR3_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3735 #define FSMC_BTR3_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3736
schille 1:7a96e635f7a7 3737 #define FSMC_BTR3_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
schille 1:7a96e635f7a7 3738 #define FSMC_BTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3739 #define FSMC_BTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3740 #define FSMC_BTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3741 #define FSMC_BTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3742
schille 1:7a96e635f7a7 3743 #define FSMC_BTR3_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
schille 1:7a96e635f7a7 3744 #define FSMC_BTR3_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3745 #define FSMC_BTR3_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3746 #define FSMC_BTR3_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3747 #define FSMC_BTR3_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3748
schille 1:7a96e635f7a7 3749 #define FSMC_BTR3_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
schille 1:7a96e635f7a7 3750 #define FSMC_BTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3751 #define FSMC_BTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3752
schille 1:7a96e635f7a7 3753 /****************** Bit definition for FSMC_BTR4 register *******************/
schille 1:7a96e635f7a7 3754 #define FSMC_BTR4_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
schille 1:7a96e635f7a7 3755 #define FSMC_BTR4_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 3756 #define FSMC_BTR4_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 3757 #define FSMC_BTR4_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 3758 #define FSMC_BTR4_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 3759
schille 1:7a96e635f7a7 3760 #define FSMC_BTR4_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
schille 1:7a96e635f7a7 3761 #define FSMC_BTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3762 #define FSMC_BTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3763 #define FSMC_BTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
schille 1:7a96e635f7a7 3764 #define FSMC_BTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
schille 1:7a96e635f7a7 3765
schille 1:7a96e635f7a7 3766 #define FSMC_BTR4_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
schille 1:7a96e635f7a7 3767 #define FSMC_BTR4_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 3768 #define FSMC_BTR4_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 3769 #define FSMC_BTR4_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 3770 #define FSMC_BTR4_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 3771
schille 1:7a96e635f7a7 3772 #define FSMC_BTR4_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
schille 1:7a96e635f7a7 3773 #define FSMC_BTR4_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3774 #define FSMC_BTR4_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3775 #define FSMC_BTR4_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3776 #define FSMC_BTR4_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3777
schille 1:7a96e635f7a7 3778 #define FSMC_BTR4_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
schille 1:7a96e635f7a7 3779 #define FSMC_BTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3780 #define FSMC_BTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3781 #define FSMC_BTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3782 #define FSMC_BTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3783
schille 1:7a96e635f7a7 3784 #define FSMC_BTR4_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
schille 1:7a96e635f7a7 3785 #define FSMC_BTR4_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3786 #define FSMC_BTR4_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3787 #define FSMC_BTR4_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3788 #define FSMC_BTR4_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3789
schille 1:7a96e635f7a7 3790 #define FSMC_BTR4_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
schille 1:7a96e635f7a7 3791 #define FSMC_BTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3792 #define FSMC_BTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3793
schille 1:7a96e635f7a7 3794 /****************** Bit definition for FSMC_BWTR1 register ******************/
schille 1:7a96e635f7a7 3795 #define FSMC_BWTR1_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
schille 1:7a96e635f7a7 3796 #define FSMC_BWTR1_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 3797 #define FSMC_BWTR1_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 3798 #define FSMC_BWTR1_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 3799 #define FSMC_BWTR1_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 3800
schille 1:7a96e635f7a7 3801 #define FSMC_BWTR1_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
schille 1:7a96e635f7a7 3802 #define FSMC_BWTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3803 #define FSMC_BWTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3804 #define FSMC_BWTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
schille 1:7a96e635f7a7 3805 #define FSMC_BWTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
schille 1:7a96e635f7a7 3806
schille 1:7a96e635f7a7 3807 #define FSMC_BWTR1_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
schille 1:7a96e635f7a7 3808 #define FSMC_BWTR1_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 3809 #define FSMC_BWTR1_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 3810 #define FSMC_BWTR1_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 3811 #define FSMC_BWTR1_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 3812
schille 1:7a96e635f7a7 3813 #define FSMC_BWTR1_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
schille 1:7a96e635f7a7 3814 #define FSMC_BWTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3815 #define FSMC_BWTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3816 #define FSMC_BWTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3817 #define FSMC_BWTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3818
schille 1:7a96e635f7a7 3819 #define FSMC_BWTR1_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
schille 1:7a96e635f7a7 3820 #define FSMC_BWTR1_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3821 #define FSMC_BWTR1_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3822 #define FSMC_BWTR1_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3823 #define FSMC_BWTR1_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3824
schille 1:7a96e635f7a7 3825 #define FSMC_BWTR1_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
schille 1:7a96e635f7a7 3826 #define FSMC_BWTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3827 #define FSMC_BWTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3828
schille 1:7a96e635f7a7 3829 /****************** Bit definition for FSMC_BWTR2 register ******************/
schille 1:7a96e635f7a7 3830 #define FSMC_BWTR2_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
schille 1:7a96e635f7a7 3831 #define FSMC_BWTR2_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 3832 #define FSMC_BWTR2_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 3833 #define FSMC_BWTR2_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 3834 #define FSMC_BWTR2_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 3835
schille 1:7a96e635f7a7 3836 #define FSMC_BWTR2_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
schille 1:7a96e635f7a7 3837 #define FSMC_BWTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3838 #define FSMC_BWTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3839 #define FSMC_BWTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
schille 1:7a96e635f7a7 3840 #define FSMC_BWTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
schille 1:7a96e635f7a7 3841
schille 1:7a96e635f7a7 3842 #define FSMC_BWTR2_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
schille 1:7a96e635f7a7 3843 #define FSMC_BWTR2_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 3844 #define FSMC_BWTR2_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 3845 #define FSMC_BWTR2_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 3846 #define FSMC_BWTR2_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 3847
schille 1:7a96e635f7a7 3848 #define FSMC_BWTR2_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
schille 1:7a96e635f7a7 3849 #define FSMC_BWTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3850 #define FSMC_BWTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1*/
schille 1:7a96e635f7a7 3851 #define FSMC_BWTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3852 #define FSMC_BWTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3853
schille 1:7a96e635f7a7 3854 #define FSMC_BWTR2_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
schille 1:7a96e635f7a7 3855 #define FSMC_BWTR2_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3856 #define FSMC_BWTR2_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3857 #define FSMC_BWTR2_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3858 #define FSMC_BWTR2_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3859
schille 1:7a96e635f7a7 3860 #define FSMC_BWTR2_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
schille 1:7a96e635f7a7 3861 #define FSMC_BWTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3862 #define FSMC_BWTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3863
schille 1:7a96e635f7a7 3864 /****************** Bit definition for FSMC_BWTR3 register ******************/
schille 1:7a96e635f7a7 3865 #define FSMC_BWTR3_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
schille 1:7a96e635f7a7 3866 #define FSMC_BWTR3_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 3867 #define FSMC_BWTR3_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 3868 #define FSMC_BWTR3_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 3869 #define FSMC_BWTR3_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 3870
schille 1:7a96e635f7a7 3871 #define FSMC_BWTR3_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
schille 1:7a96e635f7a7 3872 #define FSMC_BWTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3873 #define FSMC_BWTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3874 #define FSMC_BWTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
schille 1:7a96e635f7a7 3875 #define FSMC_BWTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
schille 1:7a96e635f7a7 3876
schille 1:7a96e635f7a7 3877 #define FSMC_BWTR3_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
schille 1:7a96e635f7a7 3878 #define FSMC_BWTR3_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 3879 #define FSMC_BWTR3_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 3880 #define FSMC_BWTR3_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 3881 #define FSMC_BWTR3_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 3882
schille 1:7a96e635f7a7 3883 #define FSMC_BWTR3_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
schille 1:7a96e635f7a7 3884 #define FSMC_BWTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3885 #define FSMC_BWTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3886 #define FSMC_BWTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3887 #define FSMC_BWTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3888
schille 1:7a96e635f7a7 3889 #define FSMC_BWTR3_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
schille 1:7a96e635f7a7 3890 #define FSMC_BWTR3_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3891 #define FSMC_BWTR3_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3892 #define FSMC_BWTR3_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3893 #define FSMC_BWTR3_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3894
schille 1:7a96e635f7a7 3895 #define FSMC_BWTR3_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
schille 1:7a96e635f7a7 3896 #define FSMC_BWTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3897 #define FSMC_BWTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3898
schille 1:7a96e635f7a7 3899 /****************** Bit definition for FSMC_BWTR4 register ******************/
schille 1:7a96e635f7a7 3900 #define FSMC_BWTR4_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
schille 1:7a96e635f7a7 3901 #define FSMC_BWTR4_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 3902 #define FSMC_BWTR4_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 3903 #define FSMC_BWTR4_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 3904 #define FSMC_BWTR4_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 3905
schille 1:7a96e635f7a7 3906 #define FSMC_BWTR4_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
schille 1:7a96e635f7a7 3907 #define FSMC_BWTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3908 #define FSMC_BWTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3909 #define FSMC_BWTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
schille 1:7a96e635f7a7 3910 #define FSMC_BWTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
schille 1:7a96e635f7a7 3911
schille 1:7a96e635f7a7 3912 #define FSMC_BWTR4_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
schille 1:7a96e635f7a7 3913 #define FSMC_BWTR4_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 3914 #define FSMC_BWTR4_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 3915 #define FSMC_BWTR4_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 3916 #define FSMC_BWTR4_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 3917
schille 1:7a96e635f7a7 3918 #define FSMC_BWTR4_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
schille 1:7a96e635f7a7 3919 #define FSMC_BWTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3920 #define FSMC_BWTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3921 #define FSMC_BWTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3922 #define FSMC_BWTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3923
schille 1:7a96e635f7a7 3924 #define FSMC_BWTR4_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
schille 1:7a96e635f7a7 3925 #define FSMC_BWTR4_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3926 #define FSMC_BWTR4_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3927 #define FSMC_BWTR4_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3928 #define FSMC_BWTR4_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3929
schille 1:7a96e635f7a7 3930 #define FSMC_BWTR4_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
schille 1:7a96e635f7a7 3931 #define FSMC_BWTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3932 #define FSMC_BWTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3933
schille 1:7a96e635f7a7 3934 /****************** Bit definition for FSMC_PCR2 register *******************/
schille 1:7a96e635f7a7 3935 #define FSMC_PCR2_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
schille 1:7a96e635f7a7 3936 #define FSMC_PCR2_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
schille 1:7a96e635f7a7 3937 #define FSMC_PCR2_PTYP ((uint32_t)0x00000008) /*!<Memory type */
schille 1:7a96e635f7a7 3938
schille 1:7a96e635f7a7 3939 #define FSMC_PCR2_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
schille 1:7a96e635f7a7 3940 #define FSMC_PCR2_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3941 #define FSMC_PCR2_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3942
schille 1:7a96e635f7a7 3943 #define FSMC_PCR2_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
schille 1:7a96e635f7a7 3944
schille 1:7a96e635f7a7 3945 #define FSMC_PCR2_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
schille 1:7a96e635f7a7 3946 #define FSMC_PCR2_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
schille 1:7a96e635f7a7 3947 #define FSMC_PCR2_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
schille 1:7a96e635f7a7 3948 #define FSMC_PCR2_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
schille 1:7a96e635f7a7 3949 #define FSMC_PCR2_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3950
schille 1:7a96e635f7a7 3951 #define FSMC_PCR2_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
schille 1:7a96e635f7a7 3952 #define FSMC_PCR2_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3953 #define FSMC_PCR2_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3954 #define FSMC_PCR2_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3955 #define FSMC_PCR2_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3956
schille 1:7a96e635f7a7 3957 #define FSMC_PCR2_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[1:0] bits (ECC page size) */
schille 1:7a96e635f7a7 3958 #define FSMC_PCR2_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3959 #define FSMC_PCR2_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3960 #define FSMC_PCR2_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3961
schille 1:7a96e635f7a7 3962 /****************** Bit definition for FSMC_PCR3 register *******************/
schille 1:7a96e635f7a7 3963 #define FSMC_PCR3_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
schille 1:7a96e635f7a7 3964 #define FSMC_PCR3_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
schille 1:7a96e635f7a7 3965 #define FSMC_PCR3_PTYP ((uint32_t)0x00000008) /*!<Memory type */
schille 1:7a96e635f7a7 3966
schille 1:7a96e635f7a7 3967 #define FSMC_PCR3_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
schille 1:7a96e635f7a7 3968 #define FSMC_PCR3_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3969 #define FSMC_PCR3_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3970
schille 1:7a96e635f7a7 3971 #define FSMC_PCR3_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
schille 1:7a96e635f7a7 3972
schille 1:7a96e635f7a7 3973 #define FSMC_PCR3_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
schille 1:7a96e635f7a7 3974 #define FSMC_PCR3_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
schille 1:7a96e635f7a7 3975 #define FSMC_PCR3_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
schille 1:7a96e635f7a7 3976 #define FSMC_PCR3_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
schille 1:7a96e635f7a7 3977 #define FSMC_PCR3_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3978
schille 1:7a96e635f7a7 3979 #define FSMC_PCR3_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
schille 1:7a96e635f7a7 3980 #define FSMC_PCR3_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3981 #define FSMC_PCR3_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3982 #define FSMC_PCR3_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3983 #define FSMC_PCR3_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
schille 1:7a96e635f7a7 3984
schille 1:7a96e635f7a7 3985 #define FSMC_PCR3_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[2:0] bits (ECC page size) */
schille 1:7a96e635f7a7 3986 #define FSMC_PCR3_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
schille 1:7a96e635f7a7 3987 #define FSMC_PCR3_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
schille 1:7a96e635f7a7 3988 #define FSMC_PCR3_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
schille 1:7a96e635f7a7 3989
schille 1:7a96e635f7a7 3990 /****************** Bit definition for FSMC_PCR4 register *******************/
schille 1:7a96e635f7a7 3991 #define FSMC_PCR4_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
schille 1:7a96e635f7a7 3992 #define FSMC_PCR4_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
schille 1:7a96e635f7a7 3993 #define FSMC_PCR4_PTYP ((uint32_t)0x00000008) /*!<Memory type */
schille 1:7a96e635f7a7 3994
schille 1:7a96e635f7a7 3995 #define FSMC_PCR4_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
schille 1:7a96e635f7a7 3996 #define FSMC_PCR4_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
schille 1:7a96e635f7a7 3997 #define FSMC_PCR4_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
schille 1:7a96e635f7a7 3998
schille 1:7a96e635f7a7 3999 #define FSMC_PCR4_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
schille 1:7a96e635f7a7 4000
schille 1:7a96e635f7a7 4001 #define FSMC_PCR4_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
schille 1:7a96e635f7a7 4002 #define FSMC_PCR4_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
schille 1:7a96e635f7a7 4003 #define FSMC_PCR4_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
schille 1:7a96e635f7a7 4004 #define FSMC_PCR4_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
schille 1:7a96e635f7a7 4005 #define FSMC_PCR4_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4006
schille 1:7a96e635f7a7 4007 #define FSMC_PCR4_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
schille 1:7a96e635f7a7 4008 #define FSMC_PCR4_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4009 #define FSMC_PCR4_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4010 #define FSMC_PCR4_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4011 #define FSMC_PCR4_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4012
schille 1:7a96e635f7a7 4013 #define FSMC_PCR4_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[2:0] bits (ECC page size) */
schille 1:7a96e635f7a7 4014 #define FSMC_PCR4_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4015 #define FSMC_PCR4_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4016 #define FSMC_PCR4_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4017
schille 1:7a96e635f7a7 4018 /******************* Bit definition for FSMC_SR2 register *******************/
schille 1:7a96e635f7a7 4019 #define FSMC_SR2_IRS ((uint8_t)0x01) /*!<Interrupt Rising Edge status */
schille 1:7a96e635f7a7 4020 #define FSMC_SR2_ILS ((uint8_t)0x02) /*!<Interrupt Level status */
schille 1:7a96e635f7a7 4021 #define FSMC_SR2_IFS ((uint8_t)0x04) /*!<Interrupt Falling Edge status */
schille 1:7a96e635f7a7 4022 #define FSMC_SR2_IREN ((uint8_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
schille 1:7a96e635f7a7 4023 #define FSMC_SR2_ILEN ((uint8_t)0x10) /*!<Interrupt Level detection Enable bit */
schille 1:7a96e635f7a7 4024 #define FSMC_SR2_IFEN ((uint8_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
schille 1:7a96e635f7a7 4025 #define FSMC_SR2_FEMPT ((uint8_t)0x40) /*!<FIFO empty */
schille 1:7a96e635f7a7 4026
schille 1:7a96e635f7a7 4027 /******************* Bit definition for FSMC_SR3 register *******************/
schille 1:7a96e635f7a7 4028 #define FSMC_SR3_IRS ((uint8_t)0x01) /*!<Interrupt Rising Edge status */
schille 1:7a96e635f7a7 4029 #define FSMC_SR3_ILS ((uint8_t)0x02) /*!<Interrupt Level status */
schille 1:7a96e635f7a7 4030 #define FSMC_SR3_IFS ((uint8_t)0x04) /*!<Interrupt Falling Edge status */
schille 1:7a96e635f7a7 4031 #define FSMC_SR3_IREN ((uint8_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
schille 1:7a96e635f7a7 4032 #define FSMC_SR3_ILEN ((uint8_t)0x10) /*!<Interrupt Level detection Enable bit */
schille 1:7a96e635f7a7 4033 #define FSMC_SR3_IFEN ((uint8_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
schille 1:7a96e635f7a7 4034 #define FSMC_SR3_FEMPT ((uint8_t)0x40) /*!<FIFO empty */
schille 1:7a96e635f7a7 4035
schille 1:7a96e635f7a7 4036 /******************* Bit definition for FSMC_SR4 register *******************/
schille 1:7a96e635f7a7 4037 #define FSMC_SR4_IRS ((uint8_t)0x01) /*!<Interrupt Rising Edge status */
schille 1:7a96e635f7a7 4038 #define FSMC_SR4_ILS ((uint8_t)0x02) /*!<Interrupt Level status */
schille 1:7a96e635f7a7 4039 #define FSMC_SR4_IFS ((uint8_t)0x04) /*!<Interrupt Falling Edge status */
schille 1:7a96e635f7a7 4040 #define FSMC_SR4_IREN ((uint8_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
schille 1:7a96e635f7a7 4041 #define FSMC_SR4_ILEN ((uint8_t)0x10) /*!<Interrupt Level detection Enable bit */
schille 1:7a96e635f7a7 4042 #define FSMC_SR4_IFEN ((uint8_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
schille 1:7a96e635f7a7 4043 #define FSMC_SR4_FEMPT ((uint8_t)0x40) /*!<FIFO empty */
schille 1:7a96e635f7a7 4044
schille 1:7a96e635f7a7 4045 /****************** Bit definition for FSMC_PMEM2 register ******************/
schille 1:7a96e635f7a7 4046 #define FSMC_PMEM2_MEMSET2 ((uint32_t)0x000000FF) /*!<MEMSET2[7:0] bits (Common memory 2 setup time) */
schille 1:7a96e635f7a7 4047 #define FSMC_PMEM2_MEMSET2_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 4048 #define FSMC_PMEM2_MEMSET2_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 4049 #define FSMC_PMEM2_MEMSET2_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 4050 #define FSMC_PMEM2_MEMSET2_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 4051 #define FSMC_PMEM2_MEMSET2_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 4052 #define FSMC_PMEM2_MEMSET2_5 ((uint32_t)0x00000020) /*!<Bit 5 */
schille 1:7a96e635f7a7 4053 #define FSMC_PMEM2_MEMSET2_6 ((uint32_t)0x00000040) /*!<Bit 6 */
schille 1:7a96e635f7a7 4054 #define FSMC_PMEM2_MEMSET2_7 ((uint32_t)0x00000080) /*!<Bit 7 */
schille 1:7a96e635f7a7 4055
schille 1:7a96e635f7a7 4056 #define FSMC_PMEM2_MEMWAIT2 ((uint32_t)0x0000FF00) /*!<MEMWAIT2[7:0] bits (Common memory 2 wait time) */
schille 1:7a96e635f7a7 4057 #define FSMC_PMEM2_MEMWAIT2_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 4058 #define FSMC_PMEM2_MEMWAIT2_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 4059 #define FSMC_PMEM2_MEMWAIT2_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 4060 #define FSMC_PMEM2_MEMWAIT2_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 4061 #define FSMC_PMEM2_MEMWAIT2_4 ((uint32_t)0x00001000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4062 #define FSMC_PMEM2_MEMWAIT2_5 ((uint32_t)0x00002000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4063 #define FSMC_PMEM2_MEMWAIT2_6 ((uint32_t)0x00004000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4064 #define FSMC_PMEM2_MEMWAIT2_7 ((uint32_t)0x00008000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4065
schille 1:7a96e635f7a7 4066 #define FSMC_PMEM2_MEMHOLD2 ((uint32_t)0x00FF0000) /*!<MEMHOLD2[7:0] bits (Common memory 2 hold time) */
schille 1:7a96e635f7a7 4067 #define FSMC_PMEM2_MEMHOLD2_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4068 #define FSMC_PMEM2_MEMHOLD2_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4069 #define FSMC_PMEM2_MEMHOLD2_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4070 #define FSMC_PMEM2_MEMHOLD2_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4071 #define FSMC_PMEM2_MEMHOLD2_4 ((uint32_t)0x00100000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4072 #define FSMC_PMEM2_MEMHOLD2_5 ((uint32_t)0x00200000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4073 #define FSMC_PMEM2_MEMHOLD2_6 ((uint32_t)0x00400000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4074 #define FSMC_PMEM2_MEMHOLD2_7 ((uint32_t)0x00800000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4075
schille 1:7a96e635f7a7 4076 #define FSMC_PMEM2_MEMHIZ2 ((uint32_t)0xFF000000) /*!<MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
schille 1:7a96e635f7a7 4077 #define FSMC_PMEM2_MEMHIZ2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4078 #define FSMC_PMEM2_MEMHIZ2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4079 #define FSMC_PMEM2_MEMHIZ2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4080 #define FSMC_PMEM2_MEMHIZ2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4081 #define FSMC_PMEM2_MEMHIZ2_4 ((uint32_t)0x10000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4082 #define FSMC_PMEM2_MEMHIZ2_5 ((uint32_t)0x20000000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4083 #define FSMC_PMEM2_MEMHIZ2_6 ((uint32_t)0x40000000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4084 #define FSMC_PMEM2_MEMHIZ2_7 ((uint32_t)0x80000000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4085
schille 1:7a96e635f7a7 4086 /****************** Bit definition for FSMC_PMEM3 register ******************/
schille 1:7a96e635f7a7 4087 #define FSMC_PMEM3_MEMSET3 ((uint32_t)0x000000FF) /*!<MEMSET3[7:0] bits (Common memory 3 setup time) */
schille 1:7a96e635f7a7 4088 #define FSMC_PMEM3_MEMSET3_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 4089 #define FSMC_PMEM3_MEMSET3_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 4090 #define FSMC_PMEM3_MEMSET3_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 4091 #define FSMC_PMEM3_MEMSET3_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 4092 #define FSMC_PMEM3_MEMSET3_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 4093 #define FSMC_PMEM3_MEMSET3_5 ((uint32_t)0x00000020) /*!<Bit 5 */
schille 1:7a96e635f7a7 4094 #define FSMC_PMEM3_MEMSET3_6 ((uint32_t)0x00000040) /*!<Bit 6 */
schille 1:7a96e635f7a7 4095 #define FSMC_PMEM3_MEMSET3_7 ((uint32_t)0x00000080) /*!<Bit 7 */
schille 1:7a96e635f7a7 4096
schille 1:7a96e635f7a7 4097 #define FSMC_PMEM3_MEMWAIT3 ((uint32_t)0x0000FF00) /*!<MEMWAIT3[7:0] bits (Common memory 3 wait time) */
schille 1:7a96e635f7a7 4098 #define FSMC_PMEM3_MEMWAIT3_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 4099 #define FSMC_PMEM3_MEMWAIT3_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 4100 #define FSMC_PMEM3_MEMWAIT3_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 4101 #define FSMC_PMEM3_MEMWAIT3_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 4102 #define FSMC_PMEM3_MEMWAIT3_4 ((uint32_t)0x00001000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4103 #define FSMC_PMEM3_MEMWAIT3_5 ((uint32_t)0x00002000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4104 #define FSMC_PMEM3_MEMWAIT3_6 ((uint32_t)0x00004000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4105 #define FSMC_PMEM3_MEMWAIT3_7 ((uint32_t)0x00008000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4106
schille 1:7a96e635f7a7 4107 #define FSMC_PMEM3_MEMHOLD3 ((uint32_t)0x00FF0000) /*!<MEMHOLD3[7:0] bits (Common memory 3 hold time) */
schille 1:7a96e635f7a7 4108 #define FSMC_PMEM3_MEMHOLD3_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4109 #define FSMC_PMEM3_MEMHOLD3_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4110 #define FSMC_PMEM3_MEMHOLD3_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4111 #define FSMC_PMEM3_MEMHOLD3_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4112 #define FSMC_PMEM3_MEMHOLD3_4 ((uint32_t)0x00100000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4113 #define FSMC_PMEM3_MEMHOLD3_5 ((uint32_t)0x00200000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4114 #define FSMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4115 #define FSMC_PMEM3_MEMHOLD3_7 ((uint32_t)0x00800000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4116
schille 1:7a96e635f7a7 4117 #define FSMC_PMEM3_MEMHIZ3 ((uint32_t)0xFF000000) /*!<MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
schille 1:7a96e635f7a7 4118 #define FSMC_PMEM3_MEMHIZ3_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4119 #define FSMC_PMEM3_MEMHIZ3_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4120 #define FSMC_PMEM3_MEMHIZ3_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4121 #define FSMC_PMEM3_MEMHIZ3_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4122 #define FSMC_PMEM3_MEMHIZ3_4 ((uint32_t)0x10000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4123 #define FSMC_PMEM3_MEMHIZ3_5 ((uint32_t)0x20000000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4124 #define FSMC_PMEM3_MEMHIZ3_6 ((uint32_t)0x40000000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4125 #define FSMC_PMEM3_MEMHIZ3_7 ((uint32_t)0x80000000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4126
schille 1:7a96e635f7a7 4127 /****************** Bit definition for FSMC_PMEM4 register ******************/
schille 1:7a96e635f7a7 4128 #define FSMC_PMEM4_MEMSET4 ((uint32_t)0x000000FF) /*!<MEMSET4[7:0] bits (Common memory 4 setup time) */
schille 1:7a96e635f7a7 4129 #define FSMC_PMEM4_MEMSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 4130 #define FSMC_PMEM4_MEMSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 4131 #define FSMC_PMEM4_MEMSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 4132 #define FSMC_PMEM4_MEMSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 4133 #define FSMC_PMEM4_MEMSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 4134 #define FSMC_PMEM4_MEMSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
schille 1:7a96e635f7a7 4135 #define FSMC_PMEM4_MEMSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
schille 1:7a96e635f7a7 4136 #define FSMC_PMEM4_MEMSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
schille 1:7a96e635f7a7 4137
schille 1:7a96e635f7a7 4138 #define FSMC_PMEM4_MEMWAIT4 ((uint32_t)0x0000FF00) /*!<MEMWAIT4[7:0] bits (Common memory 4 wait time) */
schille 1:7a96e635f7a7 4139 #define FSMC_PMEM4_MEMWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 4140 #define FSMC_PMEM4_MEMWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 4141 #define FSMC_PMEM4_MEMWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 4142 #define FSMC_PMEM4_MEMWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 4143 #define FSMC_PMEM4_MEMWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4144 #define FSMC_PMEM4_MEMWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4145 #define FSMC_PMEM4_MEMWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4146 #define FSMC_PMEM4_MEMWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4147
schille 1:7a96e635f7a7 4148 #define FSMC_PMEM4_MEMHOLD4 ((uint32_t)0x00FF0000) /*!<MEMHOLD4[7:0] bits (Common memory 4 hold time) */
schille 1:7a96e635f7a7 4149 #define FSMC_PMEM4_MEMHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4150 #define FSMC_PMEM4_MEMHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4151 #define FSMC_PMEM4_MEMHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4152 #define FSMC_PMEM4_MEMHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4153 #define FSMC_PMEM4_MEMHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4154 #define FSMC_PMEM4_MEMHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4155 #define FSMC_PMEM4_MEMHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4156 #define FSMC_PMEM4_MEMHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4157
schille 1:7a96e635f7a7 4158 #define FSMC_PMEM4_MEMHIZ4 ((uint32_t)0xFF000000) /*!<MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */
schille 1:7a96e635f7a7 4159 #define FSMC_PMEM4_MEMHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4160 #define FSMC_PMEM4_MEMHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4161 #define FSMC_PMEM4_MEMHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4162 #define FSMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4163 #define FSMC_PMEM4_MEMHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4164 #define FSMC_PMEM4_MEMHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4165 #define FSMC_PMEM4_MEMHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4166 #define FSMC_PMEM4_MEMHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4167
schille 1:7a96e635f7a7 4168 /****************** Bit definition for FSMC_PATT2 register ******************/
schille 1:7a96e635f7a7 4169 #define FSMC_PATT2_ATTSET2 ((uint32_t)0x000000FF) /*!<ATTSET2[7:0] bits (Attribute memory 2 setup time) */
schille 1:7a96e635f7a7 4170 #define FSMC_PATT2_ATTSET2_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 4171 #define FSMC_PATT2_ATTSET2_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 4172 #define FSMC_PATT2_ATTSET2_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 4173 #define FSMC_PATT2_ATTSET2_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 4174 #define FSMC_PATT2_ATTSET2_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 4175 #define FSMC_PATT2_ATTSET2_5 ((uint32_t)0x00000020) /*!<Bit 5 */
schille 1:7a96e635f7a7 4176 #define FSMC_PATT2_ATTSET2_6 ((uint32_t)0x00000040) /*!<Bit 6 */
schille 1:7a96e635f7a7 4177 #define FSMC_PATT2_ATTSET2_7 ((uint32_t)0x00000080) /*!<Bit 7 */
schille 1:7a96e635f7a7 4178
schille 1:7a96e635f7a7 4179 #define FSMC_PATT2_ATTWAIT2 ((uint32_t)0x0000FF00) /*!<ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
schille 1:7a96e635f7a7 4180 #define FSMC_PATT2_ATTWAIT2_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 4181 #define FSMC_PATT2_ATTWAIT2_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 4182 #define FSMC_PATT2_ATTWAIT2_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 4183 #define FSMC_PATT2_ATTWAIT2_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 4184 #define FSMC_PATT2_ATTWAIT2_4 ((uint32_t)0x00001000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4185 #define FSMC_PATT2_ATTWAIT2_5 ((uint32_t)0x00002000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4186 #define FSMC_PATT2_ATTWAIT2_6 ((uint32_t)0x00004000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4187 #define FSMC_PATT2_ATTWAIT2_7 ((uint32_t)0x00008000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4188
schille 1:7a96e635f7a7 4189 #define FSMC_PATT2_ATTHOLD2 ((uint32_t)0x00FF0000) /*!<ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
schille 1:7a96e635f7a7 4190 #define FSMC_PATT2_ATTHOLD2_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4191 #define FSMC_PATT2_ATTHOLD2_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4192 #define FSMC_PATT2_ATTHOLD2_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4193 #define FSMC_PATT2_ATTHOLD2_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4194 #define FSMC_PATT2_ATTHOLD2_4 ((uint32_t)0x00100000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4195 #define FSMC_PATT2_ATTHOLD2_5 ((uint32_t)0x00200000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4196 #define FSMC_PATT2_ATTHOLD2_6 ((uint32_t)0x00400000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4197 #define FSMC_PATT2_ATTHOLD2_7 ((uint32_t)0x00800000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4198
schille 1:7a96e635f7a7 4199 #define FSMC_PATT2_ATTHIZ2 ((uint32_t)0xFF000000) /*!<ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
schille 1:7a96e635f7a7 4200 #define FSMC_PATT2_ATTHIZ2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4201 #define FSMC_PATT2_ATTHIZ2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4202 #define FSMC_PATT2_ATTHIZ2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4203 #define FSMC_PATT2_ATTHIZ2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4204 #define FSMC_PATT2_ATTHIZ2_4 ((uint32_t)0x10000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4205 #define FSMC_PATT2_ATTHIZ2_5 ((uint32_t)0x20000000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4206 #define FSMC_PATT2_ATTHIZ2_6 ((uint32_t)0x40000000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4207 #define FSMC_PATT2_ATTHIZ2_7 ((uint32_t)0x80000000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4208
schille 1:7a96e635f7a7 4209 /****************** Bit definition for FSMC_PATT3 register ******************/
schille 1:7a96e635f7a7 4210 #define FSMC_PATT3_ATTSET3 ((uint32_t)0x000000FF) /*!<ATTSET3[7:0] bits (Attribute memory 3 setup time) */
schille 1:7a96e635f7a7 4211 #define FSMC_PATT3_ATTSET3_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 4212 #define FSMC_PATT3_ATTSET3_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 4213 #define FSMC_PATT3_ATTSET3_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 4214 #define FSMC_PATT3_ATTSET3_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 4215 #define FSMC_PATT3_ATTSET3_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 4216 #define FSMC_PATT3_ATTSET3_5 ((uint32_t)0x00000020) /*!<Bit 5 */
schille 1:7a96e635f7a7 4217 #define FSMC_PATT3_ATTSET3_6 ((uint32_t)0x00000040) /*!<Bit 6 */
schille 1:7a96e635f7a7 4218 #define FSMC_PATT3_ATTSET3_7 ((uint32_t)0x00000080) /*!<Bit 7 */
schille 1:7a96e635f7a7 4219
schille 1:7a96e635f7a7 4220 #define FSMC_PATT3_ATTWAIT3 ((uint32_t)0x0000FF00) /*!<ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
schille 1:7a96e635f7a7 4221 #define FSMC_PATT3_ATTWAIT3_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 4222 #define FSMC_PATT3_ATTWAIT3_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 4223 #define FSMC_PATT3_ATTWAIT3_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 4224 #define FSMC_PATT3_ATTWAIT3_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 4225 #define FSMC_PATT3_ATTWAIT3_4 ((uint32_t)0x00001000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4226 #define FSMC_PATT3_ATTWAIT3_5 ((uint32_t)0x00002000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4227 #define FSMC_PATT3_ATTWAIT3_6 ((uint32_t)0x00004000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4228 #define FSMC_PATT3_ATTWAIT3_7 ((uint32_t)0x00008000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4229
schille 1:7a96e635f7a7 4230 #define FSMC_PATT3_ATTHOLD3 ((uint32_t)0x00FF0000) /*!<ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
schille 1:7a96e635f7a7 4231 #define FSMC_PATT3_ATTHOLD3_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4232 #define FSMC_PATT3_ATTHOLD3_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4233 #define FSMC_PATT3_ATTHOLD3_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4234 #define FSMC_PATT3_ATTHOLD3_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4235 #define FSMC_PATT3_ATTHOLD3_4 ((uint32_t)0x00100000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4236 #define FSMC_PATT3_ATTHOLD3_5 ((uint32_t)0x00200000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4237 #define FSMC_PATT3_ATTHOLD3_6 ((uint32_t)0x00400000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4238 #define FSMC_PATT3_ATTHOLD3_7 ((uint32_t)0x00800000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4239
schille 1:7a96e635f7a7 4240 #define FSMC_PATT3_ATTHIZ3 ((uint32_t)0xFF000000) /*!<ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
schille 1:7a96e635f7a7 4241 #define FSMC_PATT3_ATTHIZ3_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4242 #define FSMC_PATT3_ATTHIZ3_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4243 #define FSMC_PATT3_ATTHIZ3_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4244 #define FSMC_PATT3_ATTHIZ3_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4245 #define FSMC_PATT3_ATTHIZ3_4 ((uint32_t)0x10000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4246 #define FSMC_PATT3_ATTHIZ3_5 ((uint32_t)0x20000000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4247 #define FSMC_PATT3_ATTHIZ3_6 ((uint32_t)0x40000000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4248 #define FSMC_PATT3_ATTHIZ3_7 ((uint32_t)0x80000000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4249
schille 1:7a96e635f7a7 4250 /****************** Bit definition for FSMC_PATT4 register ******************/
schille 1:7a96e635f7a7 4251 #define FSMC_PATT4_ATTSET4 ((uint32_t)0x000000FF) /*!<ATTSET4[7:0] bits (Attribute memory 4 setup time) */
schille 1:7a96e635f7a7 4252 #define FSMC_PATT4_ATTSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 4253 #define FSMC_PATT4_ATTSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 4254 #define FSMC_PATT4_ATTSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 4255 #define FSMC_PATT4_ATTSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 4256 #define FSMC_PATT4_ATTSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 4257 #define FSMC_PATT4_ATTSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
schille 1:7a96e635f7a7 4258 #define FSMC_PATT4_ATTSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
schille 1:7a96e635f7a7 4259 #define FSMC_PATT4_ATTSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
schille 1:7a96e635f7a7 4260
schille 1:7a96e635f7a7 4261 #define FSMC_PATT4_ATTWAIT4 ((uint32_t)0x0000FF00) /*!<ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */
schille 1:7a96e635f7a7 4262 #define FSMC_PATT4_ATTWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 4263 #define FSMC_PATT4_ATTWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 4264 #define FSMC_PATT4_ATTWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 4265 #define FSMC_PATT4_ATTWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 4266 #define FSMC_PATT4_ATTWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4267 #define FSMC_PATT4_ATTWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4268 #define FSMC_PATT4_ATTWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4269 #define FSMC_PATT4_ATTWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4270
schille 1:7a96e635f7a7 4271 #define FSMC_PATT4_ATTHOLD4 ((uint32_t)0x00FF0000) /*!<ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */
schille 1:7a96e635f7a7 4272 #define FSMC_PATT4_ATTHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4273 #define FSMC_PATT4_ATTHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4274 #define FSMC_PATT4_ATTHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4275 #define FSMC_PATT4_ATTHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4276 #define FSMC_PATT4_ATTHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4277 #define FSMC_PATT4_ATTHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4278 #define FSMC_PATT4_ATTHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4279 #define FSMC_PATT4_ATTHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4280
schille 1:7a96e635f7a7 4281 #define FSMC_PATT4_ATTHIZ4 ((uint32_t)0xFF000000) /*!<ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */
schille 1:7a96e635f7a7 4282 #define FSMC_PATT4_ATTHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4283 #define FSMC_PATT4_ATTHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4284 #define FSMC_PATT4_ATTHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4285 #define FSMC_PATT4_ATTHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4286 #define FSMC_PATT4_ATTHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4287 #define FSMC_PATT4_ATTHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4288 #define FSMC_PATT4_ATTHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4289 #define FSMC_PATT4_ATTHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4290
schille 1:7a96e635f7a7 4291 /****************** Bit definition for FSMC_PIO4 register *******************/
schille 1:7a96e635f7a7 4292 #define FSMC_PIO4_IOSET4 ((uint32_t)0x000000FF) /*!<IOSET4[7:0] bits (I/O 4 setup time) */
schille 1:7a96e635f7a7 4293 #define FSMC_PIO4_IOSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
schille 1:7a96e635f7a7 4294 #define FSMC_PIO4_IOSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
schille 1:7a96e635f7a7 4295 #define FSMC_PIO4_IOSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
schille 1:7a96e635f7a7 4296 #define FSMC_PIO4_IOSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
schille 1:7a96e635f7a7 4297 #define FSMC_PIO4_IOSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
schille 1:7a96e635f7a7 4298 #define FSMC_PIO4_IOSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
schille 1:7a96e635f7a7 4299 #define FSMC_PIO4_IOSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
schille 1:7a96e635f7a7 4300 #define FSMC_PIO4_IOSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
schille 1:7a96e635f7a7 4301
schille 1:7a96e635f7a7 4302 #define FSMC_PIO4_IOWAIT4 ((uint32_t)0x0000FF00) /*!<IOWAIT4[7:0] bits (I/O 4 wait time) */
schille 1:7a96e635f7a7 4303 #define FSMC_PIO4_IOWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
schille 1:7a96e635f7a7 4304 #define FSMC_PIO4_IOWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
schille 1:7a96e635f7a7 4305 #define FSMC_PIO4_IOWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
schille 1:7a96e635f7a7 4306 #define FSMC_PIO4_IOWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
schille 1:7a96e635f7a7 4307 #define FSMC_PIO4_IOWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4308 #define FSMC_PIO4_IOWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4309 #define FSMC_PIO4_IOWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4310 #define FSMC_PIO4_IOWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4311
schille 1:7a96e635f7a7 4312 #define FSMC_PIO4_IOHOLD4 ((uint32_t)0x00FF0000) /*!<IOHOLD4[7:0] bits (I/O 4 hold time) */
schille 1:7a96e635f7a7 4313 #define FSMC_PIO4_IOHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4314 #define FSMC_PIO4_IOHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4315 #define FSMC_PIO4_IOHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4316 #define FSMC_PIO4_IOHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4317 #define FSMC_PIO4_IOHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4318 #define FSMC_PIO4_IOHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4319 #define FSMC_PIO4_IOHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4320 #define FSMC_PIO4_IOHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4321
schille 1:7a96e635f7a7 4322 #define FSMC_PIO4_IOHIZ4 ((uint32_t)0xFF000000) /*!<IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */
schille 1:7a96e635f7a7 4323 #define FSMC_PIO4_IOHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
schille 1:7a96e635f7a7 4324 #define FSMC_PIO4_IOHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
schille 1:7a96e635f7a7 4325 #define FSMC_PIO4_IOHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
schille 1:7a96e635f7a7 4326 #define FSMC_PIO4_IOHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
schille 1:7a96e635f7a7 4327 #define FSMC_PIO4_IOHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
schille 1:7a96e635f7a7 4328 #define FSMC_PIO4_IOHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
schille 1:7a96e635f7a7 4329 #define FSMC_PIO4_IOHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
schille 1:7a96e635f7a7 4330 #define FSMC_PIO4_IOHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
schille 1:7a96e635f7a7 4331
schille 1:7a96e635f7a7 4332 /****************** Bit definition for FSMC_ECCR2 register ******************/
schille 1:7a96e635f7a7 4333 #define FSMC_ECCR2_ECC2 ((uint32_t)0xFFFFFFFF) /*!<ECC result */
schille 1:7a96e635f7a7 4334
schille 1:7a96e635f7a7 4335 /****************** Bit definition for FSMC_ECCR3 register ******************/
schille 1:7a96e635f7a7 4336 #define FSMC_ECCR3_ECC3 ((uint32_t)0xFFFFFFFF) /*!<ECC result */
schille 1:7a96e635f7a7 4337
schille 1:7a96e635f7a7 4338
schille 1:7a96e635f7a7 4339 /******************************************************************************/
schille 1:7a96e635f7a7 4340 /* */
schille 1:7a96e635f7a7 4341 /* General Purpose I/O */
schille 1:7a96e635f7a7 4342 /* */
schille 1:7a96e635f7a7 4343 /******************************************************************************/
schille 1:7a96e635f7a7 4344 /****************** Bits definition for GPIO_MODER register *****************/
schille 1:7a96e635f7a7 4345 #define GPIO_MODER_MODER0 ((uint32_t)0x00000003)
schille 1:7a96e635f7a7 4346 #define GPIO_MODER_MODER0_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4347 #define GPIO_MODER_MODER0_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4348
schille 1:7a96e635f7a7 4349 #define GPIO_MODER_MODER1 ((uint32_t)0x0000000C)
schille 1:7a96e635f7a7 4350 #define GPIO_MODER_MODER1_0 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4351 #define GPIO_MODER_MODER1_1 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4352
schille 1:7a96e635f7a7 4353 #define GPIO_MODER_MODER2 ((uint32_t)0x00000030)
schille 1:7a96e635f7a7 4354 #define GPIO_MODER_MODER2_0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 4355 #define GPIO_MODER_MODER2_1 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 4356
schille 1:7a96e635f7a7 4357 #define GPIO_MODER_MODER3 ((uint32_t)0x000000C0)
schille 1:7a96e635f7a7 4358 #define GPIO_MODER_MODER3_0 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 4359 #define GPIO_MODER_MODER3_1 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 4360
schille 1:7a96e635f7a7 4361 #define GPIO_MODER_MODER4 ((uint32_t)0x00000300)
schille 1:7a96e635f7a7 4362 #define GPIO_MODER_MODER4_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 4363 #define GPIO_MODER_MODER4_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 4364
schille 1:7a96e635f7a7 4365 #define GPIO_MODER_MODER5 ((uint32_t)0x00000C00)
schille 1:7a96e635f7a7 4366 #define GPIO_MODER_MODER5_0 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 4367 #define GPIO_MODER_MODER5_1 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 4368
schille 1:7a96e635f7a7 4369 #define GPIO_MODER_MODER6 ((uint32_t)0x00003000)
schille 1:7a96e635f7a7 4370 #define GPIO_MODER_MODER6_0 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 4371 #define GPIO_MODER_MODER6_1 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 4372
schille 1:7a96e635f7a7 4373 #define GPIO_MODER_MODER7 ((uint32_t)0x0000C000)
schille 1:7a96e635f7a7 4374 #define GPIO_MODER_MODER7_0 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 4375 #define GPIO_MODER_MODER7_1 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 4376
schille 1:7a96e635f7a7 4377 #define GPIO_MODER_MODER8 ((uint32_t)0x00030000)
schille 1:7a96e635f7a7 4378 #define GPIO_MODER_MODER8_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 4379 #define GPIO_MODER_MODER8_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 4380
schille 1:7a96e635f7a7 4381 #define GPIO_MODER_MODER9 ((uint32_t)0x000C0000)
schille 1:7a96e635f7a7 4382 #define GPIO_MODER_MODER9_0 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 4383 #define GPIO_MODER_MODER9_1 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 4384
schille 1:7a96e635f7a7 4385 #define GPIO_MODER_MODER10 ((uint32_t)0x00300000)
schille 1:7a96e635f7a7 4386 #define GPIO_MODER_MODER10_0 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 4387 #define GPIO_MODER_MODER10_1 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 4388
schille 1:7a96e635f7a7 4389 #define GPIO_MODER_MODER11 ((uint32_t)0x00C00000)
schille 1:7a96e635f7a7 4390 #define GPIO_MODER_MODER11_0 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 4391 #define GPIO_MODER_MODER11_1 ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 4392
schille 1:7a96e635f7a7 4393 #define GPIO_MODER_MODER12 ((uint32_t)0x03000000)
schille 1:7a96e635f7a7 4394 #define GPIO_MODER_MODER12_0 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 4395 #define GPIO_MODER_MODER12_1 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 4396
schille 1:7a96e635f7a7 4397 #define GPIO_MODER_MODER13 ((uint32_t)0x0C000000)
schille 1:7a96e635f7a7 4398 #define GPIO_MODER_MODER13_0 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 4399 #define GPIO_MODER_MODER13_1 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 4400
schille 1:7a96e635f7a7 4401 #define GPIO_MODER_MODER14 ((uint32_t)0x30000000)
schille 1:7a96e635f7a7 4402 #define GPIO_MODER_MODER14_0 ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 4403 #define GPIO_MODER_MODER14_1 ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 4404
schille 1:7a96e635f7a7 4405 #define GPIO_MODER_MODER15 ((uint32_t)0xC0000000)
schille 1:7a96e635f7a7 4406 #define GPIO_MODER_MODER15_0 ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 4407 #define GPIO_MODER_MODER15_1 ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 4408
schille 1:7a96e635f7a7 4409 /****************** Bits definition for GPIO_OTYPER register ****************/
schille 1:7a96e635f7a7 4410 #define GPIO_OTYPER_OT_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4411 #define GPIO_OTYPER_OT_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4412 #define GPIO_OTYPER_OT_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4413 #define GPIO_OTYPER_OT_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4414 #define GPIO_OTYPER_OT_4 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 4415 #define GPIO_OTYPER_OT_5 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 4416 #define GPIO_OTYPER_OT_6 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 4417 #define GPIO_OTYPER_OT_7 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 4418 #define GPIO_OTYPER_OT_8 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 4419 #define GPIO_OTYPER_OT_9 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 4420 #define GPIO_OTYPER_OT_10 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 4421 #define GPIO_OTYPER_OT_11 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 4422 #define GPIO_OTYPER_OT_12 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 4423 #define GPIO_OTYPER_OT_13 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 4424 #define GPIO_OTYPER_OT_14 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 4425 #define GPIO_OTYPER_OT_15 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 4426
schille 1:7a96e635f7a7 4427 /****************** Bits definition for GPIO_OSPEEDR register ***************/
schille 1:7a96e635f7a7 4428 #define GPIO_OSPEEDER_OSPEEDR0 ((uint32_t)0x00000003)
schille 1:7a96e635f7a7 4429 #define GPIO_OSPEEDER_OSPEEDR0_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4430 #define GPIO_OSPEEDER_OSPEEDR0_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4431
schille 1:7a96e635f7a7 4432 #define GPIO_OSPEEDER_OSPEEDR1 ((uint32_t)0x0000000C)
schille 1:7a96e635f7a7 4433 #define GPIO_OSPEEDER_OSPEEDR1_0 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4434 #define GPIO_OSPEEDER_OSPEEDR1_1 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4435
schille 1:7a96e635f7a7 4436 #define GPIO_OSPEEDER_OSPEEDR2 ((uint32_t)0x00000030)
schille 1:7a96e635f7a7 4437 #define GPIO_OSPEEDER_OSPEEDR2_0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 4438 #define GPIO_OSPEEDER_OSPEEDR2_1 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 4439
schille 1:7a96e635f7a7 4440 #define GPIO_OSPEEDER_OSPEEDR3 ((uint32_t)0x000000C0)
schille 1:7a96e635f7a7 4441 #define GPIO_OSPEEDER_OSPEEDR3_0 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 4442 #define GPIO_OSPEEDER_OSPEEDR3_1 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 4443
schille 1:7a96e635f7a7 4444 #define GPIO_OSPEEDER_OSPEEDR4 ((uint32_t)0x00000300)
schille 1:7a96e635f7a7 4445 #define GPIO_OSPEEDER_OSPEEDR4_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 4446 #define GPIO_OSPEEDER_OSPEEDR4_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 4447
schille 1:7a96e635f7a7 4448 #define GPIO_OSPEEDER_OSPEEDR5 ((uint32_t)0x00000C00)
schille 1:7a96e635f7a7 4449 #define GPIO_OSPEEDER_OSPEEDR5_0 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 4450 #define GPIO_OSPEEDER_OSPEEDR5_1 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 4451
schille 1:7a96e635f7a7 4452 #define GPIO_OSPEEDER_OSPEEDR6 ((uint32_t)0x00003000)
schille 1:7a96e635f7a7 4453 #define GPIO_OSPEEDER_OSPEEDR6_0 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 4454 #define GPIO_OSPEEDER_OSPEEDR6_1 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 4455
schille 1:7a96e635f7a7 4456 #define GPIO_OSPEEDER_OSPEEDR7 ((uint32_t)0x0000C000)
schille 1:7a96e635f7a7 4457 #define GPIO_OSPEEDER_OSPEEDR7_0 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 4458 #define GPIO_OSPEEDER_OSPEEDR7_1 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 4459
schille 1:7a96e635f7a7 4460 #define GPIO_OSPEEDER_OSPEEDR8 ((uint32_t)0x00030000)
schille 1:7a96e635f7a7 4461 #define GPIO_OSPEEDER_OSPEEDR8_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 4462 #define GPIO_OSPEEDER_OSPEEDR8_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 4463
schille 1:7a96e635f7a7 4464 #define GPIO_OSPEEDER_OSPEEDR9 ((uint32_t)0x000C0000)
schille 1:7a96e635f7a7 4465 #define GPIO_OSPEEDER_OSPEEDR9_0 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 4466 #define GPIO_OSPEEDER_OSPEEDR9_1 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 4467
schille 1:7a96e635f7a7 4468 #define GPIO_OSPEEDER_OSPEEDR10 ((uint32_t)0x00300000)
schille 1:7a96e635f7a7 4469 #define GPIO_OSPEEDER_OSPEEDR10_0 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 4470 #define GPIO_OSPEEDER_OSPEEDR10_1 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 4471
schille 1:7a96e635f7a7 4472 #define GPIO_OSPEEDER_OSPEEDR11 ((uint32_t)0x00C00000)
schille 1:7a96e635f7a7 4473 #define GPIO_OSPEEDER_OSPEEDR11_0 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 4474 #define GPIO_OSPEEDER_OSPEEDR11_1 ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 4475
schille 1:7a96e635f7a7 4476 #define GPIO_OSPEEDER_OSPEEDR12 ((uint32_t)0x03000000)
schille 1:7a96e635f7a7 4477 #define GPIO_OSPEEDER_OSPEEDR12_0 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 4478 #define GPIO_OSPEEDER_OSPEEDR12_1 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 4479
schille 1:7a96e635f7a7 4480 #define GPIO_OSPEEDER_OSPEEDR13 ((uint32_t)0x0C000000)
schille 1:7a96e635f7a7 4481 #define GPIO_OSPEEDER_OSPEEDR13_0 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 4482 #define GPIO_OSPEEDER_OSPEEDR13_1 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 4483
schille 1:7a96e635f7a7 4484 #define GPIO_OSPEEDER_OSPEEDR14 ((uint32_t)0x30000000)
schille 1:7a96e635f7a7 4485 #define GPIO_OSPEEDER_OSPEEDR14_0 ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 4486 #define GPIO_OSPEEDER_OSPEEDR14_1 ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 4487
schille 1:7a96e635f7a7 4488 #define GPIO_OSPEEDER_OSPEEDR15 ((uint32_t)0xC0000000)
schille 1:7a96e635f7a7 4489 #define GPIO_OSPEEDER_OSPEEDR15_0 ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 4490 #define GPIO_OSPEEDER_OSPEEDR15_1 ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 4491
schille 1:7a96e635f7a7 4492 /****************** Bits definition for GPIO_PUPDR register *****************/
schille 1:7a96e635f7a7 4493 #define GPIO_PUPDR_PUPDR0 ((uint32_t)0x00000003)
schille 1:7a96e635f7a7 4494 #define GPIO_PUPDR_PUPDR0_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4495 #define GPIO_PUPDR_PUPDR0_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4496
schille 1:7a96e635f7a7 4497 #define GPIO_PUPDR_PUPDR1 ((uint32_t)0x0000000C)
schille 1:7a96e635f7a7 4498 #define GPIO_PUPDR_PUPDR1_0 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4499 #define GPIO_PUPDR_PUPDR1_1 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4500
schille 1:7a96e635f7a7 4501 #define GPIO_PUPDR_PUPDR2 ((uint32_t)0x00000030)
schille 1:7a96e635f7a7 4502 #define GPIO_PUPDR_PUPDR2_0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 4503 #define GPIO_PUPDR_PUPDR2_1 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 4504
schille 1:7a96e635f7a7 4505 #define GPIO_PUPDR_PUPDR3 ((uint32_t)0x000000C0)
schille 1:7a96e635f7a7 4506 #define GPIO_PUPDR_PUPDR3_0 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 4507 #define GPIO_PUPDR_PUPDR3_1 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 4508
schille 1:7a96e635f7a7 4509 #define GPIO_PUPDR_PUPDR4 ((uint32_t)0x00000300)
schille 1:7a96e635f7a7 4510 #define GPIO_PUPDR_PUPDR4_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 4511 #define GPIO_PUPDR_PUPDR4_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 4512
schille 1:7a96e635f7a7 4513 #define GPIO_PUPDR_PUPDR5 ((uint32_t)0x00000C00)
schille 1:7a96e635f7a7 4514 #define GPIO_PUPDR_PUPDR5_0 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 4515 #define GPIO_PUPDR_PUPDR5_1 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 4516
schille 1:7a96e635f7a7 4517 #define GPIO_PUPDR_PUPDR6 ((uint32_t)0x00003000)
schille 1:7a96e635f7a7 4518 #define GPIO_PUPDR_PUPDR6_0 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 4519 #define GPIO_PUPDR_PUPDR6_1 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 4520
schille 1:7a96e635f7a7 4521 #define GPIO_PUPDR_PUPDR7 ((uint32_t)0x0000C000)
schille 1:7a96e635f7a7 4522 #define GPIO_PUPDR_PUPDR7_0 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 4523 #define GPIO_PUPDR_PUPDR7_1 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 4524
schille 1:7a96e635f7a7 4525 #define GPIO_PUPDR_PUPDR8 ((uint32_t)0x00030000)
schille 1:7a96e635f7a7 4526 #define GPIO_PUPDR_PUPDR8_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 4527 #define GPIO_PUPDR_PUPDR8_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 4528
schille 1:7a96e635f7a7 4529 #define GPIO_PUPDR_PUPDR9 ((uint32_t)0x000C0000)
schille 1:7a96e635f7a7 4530 #define GPIO_PUPDR_PUPDR9_0 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 4531 #define GPIO_PUPDR_PUPDR9_1 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 4532
schille 1:7a96e635f7a7 4533 #define GPIO_PUPDR_PUPDR10 ((uint32_t)0x00300000)
schille 1:7a96e635f7a7 4534 #define GPIO_PUPDR_PUPDR10_0 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 4535 #define GPIO_PUPDR_PUPDR10_1 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 4536
schille 1:7a96e635f7a7 4537 #define GPIO_PUPDR_PUPDR11 ((uint32_t)0x00C00000)
schille 1:7a96e635f7a7 4538 #define GPIO_PUPDR_PUPDR11_0 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 4539 #define GPIO_PUPDR_PUPDR11_1 ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 4540
schille 1:7a96e635f7a7 4541 #define GPIO_PUPDR_PUPDR12 ((uint32_t)0x03000000)
schille 1:7a96e635f7a7 4542 #define GPIO_PUPDR_PUPDR12_0 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 4543 #define GPIO_PUPDR_PUPDR12_1 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 4544
schille 1:7a96e635f7a7 4545 #define GPIO_PUPDR_PUPDR13 ((uint32_t)0x0C000000)
schille 1:7a96e635f7a7 4546 #define GPIO_PUPDR_PUPDR13_0 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 4547 #define GPIO_PUPDR_PUPDR13_1 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 4548
schille 1:7a96e635f7a7 4549 #define GPIO_PUPDR_PUPDR14 ((uint32_t)0x30000000)
schille 1:7a96e635f7a7 4550 #define GPIO_PUPDR_PUPDR14_0 ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 4551 #define GPIO_PUPDR_PUPDR14_1 ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 4552
schille 1:7a96e635f7a7 4553 #define GPIO_PUPDR_PUPDR15 ((uint32_t)0xC0000000)
schille 1:7a96e635f7a7 4554 #define GPIO_PUPDR_PUPDR15_0 ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 4555 #define GPIO_PUPDR_PUPDR15_1 ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 4556
schille 1:7a96e635f7a7 4557 /****************** Bits definition for GPIO_IDR register *******************/
schille 1:7a96e635f7a7 4558 #define GPIO_IDR_IDR_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4559 #define GPIO_IDR_IDR_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4560 #define GPIO_IDR_IDR_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4561 #define GPIO_IDR_IDR_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4562 #define GPIO_IDR_IDR_4 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 4563 #define GPIO_IDR_IDR_5 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 4564 #define GPIO_IDR_IDR_6 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 4565 #define GPIO_IDR_IDR_7 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 4566 #define GPIO_IDR_IDR_8 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 4567 #define GPIO_IDR_IDR_9 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 4568 #define GPIO_IDR_IDR_10 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 4569 #define GPIO_IDR_IDR_11 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 4570 #define GPIO_IDR_IDR_12 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 4571 #define GPIO_IDR_IDR_13 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 4572 #define GPIO_IDR_IDR_14 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 4573 #define GPIO_IDR_IDR_15 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 4574 /* Old GPIO_IDR register bits definition, maintained for legacy purpose */
schille 1:7a96e635f7a7 4575 #define GPIO_OTYPER_IDR_0 GPIO_IDR_IDR_0
schille 1:7a96e635f7a7 4576 #define GPIO_OTYPER_IDR_1 GPIO_IDR_IDR_1
schille 1:7a96e635f7a7 4577 #define GPIO_OTYPER_IDR_2 GPIO_IDR_IDR_2
schille 1:7a96e635f7a7 4578 #define GPIO_OTYPER_IDR_3 GPIO_IDR_IDR_3
schille 1:7a96e635f7a7 4579 #define GPIO_OTYPER_IDR_4 GPIO_IDR_IDR_4
schille 1:7a96e635f7a7 4580 #define GPIO_OTYPER_IDR_5 GPIO_IDR_IDR_5
schille 1:7a96e635f7a7 4581 #define GPIO_OTYPER_IDR_6 GPIO_IDR_IDR_6
schille 1:7a96e635f7a7 4582 #define GPIO_OTYPER_IDR_7 GPIO_IDR_IDR_7
schille 1:7a96e635f7a7 4583 #define GPIO_OTYPER_IDR_8 GPIO_IDR_IDR_8
schille 1:7a96e635f7a7 4584 #define GPIO_OTYPER_IDR_9 GPIO_IDR_IDR_9
schille 1:7a96e635f7a7 4585 #define GPIO_OTYPER_IDR_10 GPIO_IDR_IDR_10
schille 1:7a96e635f7a7 4586 #define GPIO_OTYPER_IDR_11 GPIO_IDR_IDR_11
schille 1:7a96e635f7a7 4587 #define GPIO_OTYPER_IDR_12 GPIO_IDR_IDR_12
schille 1:7a96e635f7a7 4588 #define GPIO_OTYPER_IDR_13 GPIO_IDR_IDR_13
schille 1:7a96e635f7a7 4589 #define GPIO_OTYPER_IDR_14 GPIO_IDR_IDR_14
schille 1:7a96e635f7a7 4590 #define GPIO_OTYPER_IDR_15 GPIO_IDR_IDR_15
schille 1:7a96e635f7a7 4591
schille 1:7a96e635f7a7 4592 /****************** Bits definition for GPIO_ODR register *******************/
schille 1:7a96e635f7a7 4593 #define GPIO_ODR_ODR_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4594 #define GPIO_ODR_ODR_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4595 #define GPIO_ODR_ODR_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4596 #define GPIO_ODR_ODR_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4597 #define GPIO_ODR_ODR_4 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 4598 #define GPIO_ODR_ODR_5 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 4599 #define GPIO_ODR_ODR_6 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 4600 #define GPIO_ODR_ODR_7 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 4601 #define GPIO_ODR_ODR_8 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 4602 #define GPIO_ODR_ODR_9 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 4603 #define GPIO_ODR_ODR_10 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 4604 #define GPIO_ODR_ODR_11 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 4605 #define GPIO_ODR_ODR_12 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 4606 #define GPIO_ODR_ODR_13 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 4607 #define GPIO_ODR_ODR_14 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 4608 #define GPIO_ODR_ODR_15 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 4609 /* Old GPIO_ODR register bits definition, maintained for legacy purpose */
schille 1:7a96e635f7a7 4610 #define GPIO_OTYPER_ODR_0 GPIO_ODR_ODR_0
schille 1:7a96e635f7a7 4611 #define GPIO_OTYPER_ODR_1 GPIO_ODR_ODR_1
schille 1:7a96e635f7a7 4612 #define GPIO_OTYPER_ODR_2 GPIO_ODR_ODR_2
schille 1:7a96e635f7a7 4613 #define GPIO_OTYPER_ODR_3 GPIO_ODR_ODR_3
schille 1:7a96e635f7a7 4614 #define GPIO_OTYPER_ODR_4 GPIO_ODR_ODR_4
schille 1:7a96e635f7a7 4615 #define GPIO_OTYPER_ODR_5 GPIO_ODR_ODR_5
schille 1:7a96e635f7a7 4616 #define GPIO_OTYPER_ODR_6 GPIO_ODR_ODR_6
schille 1:7a96e635f7a7 4617 #define GPIO_OTYPER_ODR_7 GPIO_ODR_ODR_7
schille 1:7a96e635f7a7 4618 #define GPIO_OTYPER_ODR_8 GPIO_ODR_ODR_8
schille 1:7a96e635f7a7 4619 #define GPIO_OTYPER_ODR_9 GPIO_ODR_ODR_9
schille 1:7a96e635f7a7 4620 #define GPIO_OTYPER_ODR_10 GPIO_ODR_ODR_10
schille 1:7a96e635f7a7 4621 #define GPIO_OTYPER_ODR_11 GPIO_ODR_ODR_11
schille 1:7a96e635f7a7 4622 #define GPIO_OTYPER_ODR_12 GPIO_ODR_ODR_12
schille 1:7a96e635f7a7 4623 #define GPIO_OTYPER_ODR_13 GPIO_ODR_ODR_13
schille 1:7a96e635f7a7 4624 #define GPIO_OTYPER_ODR_14 GPIO_ODR_ODR_14
schille 1:7a96e635f7a7 4625 #define GPIO_OTYPER_ODR_15 GPIO_ODR_ODR_15
schille 1:7a96e635f7a7 4626
schille 1:7a96e635f7a7 4627 /****************** Bits definition for GPIO_BSRR register ******************/
schille 1:7a96e635f7a7 4628 #define GPIO_BSRR_BS_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4629 #define GPIO_BSRR_BS_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4630 #define GPIO_BSRR_BS_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4631 #define GPIO_BSRR_BS_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4632 #define GPIO_BSRR_BS_4 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 4633 #define GPIO_BSRR_BS_5 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 4634 #define GPIO_BSRR_BS_6 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 4635 #define GPIO_BSRR_BS_7 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 4636 #define GPIO_BSRR_BS_8 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 4637 #define GPIO_BSRR_BS_9 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 4638 #define GPIO_BSRR_BS_10 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 4639 #define GPIO_BSRR_BS_11 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 4640 #define GPIO_BSRR_BS_12 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 4641 #define GPIO_BSRR_BS_13 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 4642 #define GPIO_BSRR_BS_14 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 4643 #define GPIO_BSRR_BS_15 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 4644 #define GPIO_BSRR_BR_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 4645 #define GPIO_BSRR_BR_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 4646 #define GPIO_BSRR_BR_2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 4647 #define GPIO_BSRR_BR_3 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 4648 #define GPIO_BSRR_BR_4 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 4649 #define GPIO_BSRR_BR_5 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 4650 #define GPIO_BSRR_BR_6 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 4651 #define GPIO_BSRR_BR_7 ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 4652 #define GPIO_BSRR_BR_8 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 4653 #define GPIO_BSRR_BR_9 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 4654 #define GPIO_BSRR_BR_10 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 4655 #define GPIO_BSRR_BR_11 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 4656 #define GPIO_BSRR_BR_12 ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 4657 #define GPIO_BSRR_BR_13 ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 4658 #define GPIO_BSRR_BR_14 ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 4659 #define GPIO_BSRR_BR_15 ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 4660
schille 1:7a96e635f7a7 4661 /******************************************************************************/
schille 1:7a96e635f7a7 4662 /* */
schille 1:7a96e635f7a7 4663 /* HASH */
schille 1:7a96e635f7a7 4664 /* */
schille 1:7a96e635f7a7 4665 /******************************************************************************/
schille 1:7a96e635f7a7 4666 /****************** Bits definition for HASH_CR register ********************/
schille 1:7a96e635f7a7 4667 #define HASH_CR_INIT ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4668 #define HASH_CR_DMAE ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4669 #define HASH_CR_DATATYPE ((uint32_t)0x00000030)
schille 1:7a96e635f7a7 4670 #define HASH_CR_DATATYPE_0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 4671 #define HASH_CR_DATATYPE_1 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 4672 #define HASH_CR_MODE ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 4673 #define HASH_CR_ALGO ((uint32_t)0x00040080)
schille 1:7a96e635f7a7 4674 #define HASH_CR_ALGO_0 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 4675 #define HASH_CR_ALGO_1 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 4676 #define HASH_CR_NBW ((uint32_t)0x00000F00)
schille 1:7a96e635f7a7 4677 #define HASH_CR_NBW_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 4678 #define HASH_CR_NBW_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 4679 #define HASH_CR_NBW_2 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 4680 #define HASH_CR_NBW_3 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 4681 #define HASH_CR_DINNE ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 4682 #define HASH_CR_MDMAT ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 4683 #define HASH_CR_LKEY ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 4684
schille 1:7a96e635f7a7 4685 /****************** Bits definition for HASH_STR register *******************/
schille 1:7a96e635f7a7 4686 #define HASH_STR_NBW ((uint32_t)0x0000001F)
schille 1:7a96e635f7a7 4687 #define HASH_STR_NBW_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4688 #define HASH_STR_NBW_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4689 #define HASH_STR_NBW_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4690 #define HASH_STR_NBW_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4691 #define HASH_STR_NBW_4 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 4692 #define HASH_STR_DCAL ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 4693
schille 1:7a96e635f7a7 4694 /****************** Bits definition for HASH_IMR register *******************/
schille 1:7a96e635f7a7 4695 #define HASH_IMR_DINIM ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4696 #define HASH_IMR_DCIM ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4697
schille 1:7a96e635f7a7 4698 /****************** Bits definition for HASH_SR register ********************/
schille 1:7a96e635f7a7 4699 #define HASH_SR_DINIS ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4700 #define HASH_SR_DCIS ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4701 #define HASH_SR_DMAS ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4702 #define HASH_SR_BUSY ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4703
schille 1:7a96e635f7a7 4704 /******************************************************************************/
schille 1:7a96e635f7a7 4705 /* */
schille 1:7a96e635f7a7 4706 /* Inter-integrated Circuit Interface */
schille 1:7a96e635f7a7 4707 /* */
schille 1:7a96e635f7a7 4708 /******************************************************************************/
schille 1:7a96e635f7a7 4709 /******************* Bit definition for I2C_CR1 register ********************/
schille 1:7a96e635f7a7 4710 #define I2C_CR1_PE ((uint16_t)0x0001) /*!<Peripheral Enable */
schille 1:7a96e635f7a7 4711 #define I2C_CR1_SMBUS ((uint16_t)0x0002) /*!<SMBus Mode */
schille 1:7a96e635f7a7 4712 #define I2C_CR1_SMBTYPE ((uint16_t)0x0008) /*!<SMBus Type */
schille 1:7a96e635f7a7 4713 #define I2C_CR1_ENARP ((uint16_t)0x0010) /*!<ARP Enable */
schille 1:7a96e635f7a7 4714 #define I2C_CR1_ENPEC ((uint16_t)0x0020) /*!<PEC Enable */
schille 1:7a96e635f7a7 4715 #define I2C_CR1_ENGC ((uint16_t)0x0040) /*!<General Call Enable */
schille 1:7a96e635f7a7 4716 #define I2C_CR1_NOSTRETCH ((uint16_t)0x0080) /*!<Clock Stretching Disable (Slave mode) */
schille 1:7a96e635f7a7 4717 #define I2C_CR1_START ((uint16_t)0x0100) /*!<Start Generation */
schille 1:7a96e635f7a7 4718 #define I2C_CR1_STOP ((uint16_t)0x0200) /*!<Stop Generation */
schille 1:7a96e635f7a7 4719 #define I2C_CR1_ACK ((uint16_t)0x0400) /*!<Acknowledge Enable */
schille 1:7a96e635f7a7 4720 #define I2C_CR1_POS ((uint16_t)0x0800) /*!<Acknowledge/PEC Position (for data reception) */
schille 1:7a96e635f7a7 4721 #define I2C_CR1_PEC ((uint16_t)0x1000) /*!<Packet Error Checking */
schille 1:7a96e635f7a7 4722 #define I2C_CR1_ALERT ((uint16_t)0x2000) /*!<SMBus Alert */
schille 1:7a96e635f7a7 4723 #define I2C_CR1_SWRST ((uint16_t)0x8000) /*!<Software Reset */
schille 1:7a96e635f7a7 4724
schille 1:7a96e635f7a7 4725 /******************* Bit definition for I2C_CR2 register ********************/
schille 1:7a96e635f7a7 4726 #define I2C_CR2_FREQ ((uint16_t)0x003F) /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */
schille 1:7a96e635f7a7 4727 #define I2C_CR2_FREQ_0 ((uint16_t)0x0001) /*!<Bit 0 */
schille 1:7a96e635f7a7 4728 #define I2C_CR2_FREQ_1 ((uint16_t)0x0002) /*!<Bit 1 */
schille 1:7a96e635f7a7 4729 #define I2C_CR2_FREQ_2 ((uint16_t)0x0004) /*!<Bit 2 */
schille 1:7a96e635f7a7 4730 #define I2C_CR2_FREQ_3 ((uint16_t)0x0008) /*!<Bit 3 */
schille 1:7a96e635f7a7 4731 #define I2C_CR2_FREQ_4 ((uint16_t)0x0010) /*!<Bit 4 */
schille 1:7a96e635f7a7 4732 #define I2C_CR2_FREQ_5 ((uint16_t)0x0020) /*!<Bit 5 */
schille 1:7a96e635f7a7 4733
schille 1:7a96e635f7a7 4734 #define I2C_CR2_ITERREN ((uint16_t)0x0100) /*!<Error Interrupt Enable */
schille 1:7a96e635f7a7 4735 #define I2C_CR2_ITEVTEN ((uint16_t)0x0200) /*!<Event Interrupt Enable */
schille 1:7a96e635f7a7 4736 #define I2C_CR2_ITBUFEN ((uint16_t)0x0400) /*!<Buffer Interrupt Enable */
schille 1:7a96e635f7a7 4737 #define I2C_CR2_DMAEN ((uint16_t)0x0800) /*!<DMA Requests Enable */
schille 1:7a96e635f7a7 4738 #define I2C_CR2_LAST ((uint16_t)0x1000) /*!<DMA Last Transfer */
schille 1:7a96e635f7a7 4739
schille 1:7a96e635f7a7 4740 /******************* Bit definition for I2C_OAR1 register *******************/
schille 1:7a96e635f7a7 4741 #define I2C_OAR1_ADD1_7 ((uint16_t)0x00FE) /*!<Interface Address */
schille 1:7a96e635f7a7 4742 #define I2C_OAR1_ADD8_9 ((uint16_t)0x0300) /*!<Interface Address */
schille 1:7a96e635f7a7 4743
schille 1:7a96e635f7a7 4744 #define I2C_OAR1_ADD0 ((uint16_t)0x0001) /*!<Bit 0 */
schille 1:7a96e635f7a7 4745 #define I2C_OAR1_ADD1 ((uint16_t)0x0002) /*!<Bit 1 */
schille 1:7a96e635f7a7 4746 #define I2C_OAR1_ADD2 ((uint16_t)0x0004) /*!<Bit 2 */
schille 1:7a96e635f7a7 4747 #define I2C_OAR1_ADD3 ((uint16_t)0x0008) /*!<Bit 3 */
schille 1:7a96e635f7a7 4748 #define I2C_OAR1_ADD4 ((uint16_t)0x0010) /*!<Bit 4 */
schille 1:7a96e635f7a7 4749 #define I2C_OAR1_ADD5 ((uint16_t)0x0020) /*!<Bit 5 */
schille 1:7a96e635f7a7 4750 #define I2C_OAR1_ADD6 ((uint16_t)0x0040) /*!<Bit 6 */
schille 1:7a96e635f7a7 4751 #define I2C_OAR1_ADD7 ((uint16_t)0x0080) /*!<Bit 7 */
schille 1:7a96e635f7a7 4752 #define I2C_OAR1_ADD8 ((uint16_t)0x0100) /*!<Bit 8 */
schille 1:7a96e635f7a7 4753 #define I2C_OAR1_ADD9 ((uint16_t)0x0200) /*!<Bit 9 */
schille 1:7a96e635f7a7 4754
schille 1:7a96e635f7a7 4755 #define I2C_OAR1_ADDMODE ((uint16_t)0x8000) /*!<Addressing Mode (Slave mode) */
schille 1:7a96e635f7a7 4756
schille 1:7a96e635f7a7 4757 /******************* Bit definition for I2C_OAR2 register *******************/
schille 1:7a96e635f7a7 4758 #define I2C_OAR2_ENDUAL ((uint8_t)0x01) /*!<Dual addressing mode enable */
schille 1:7a96e635f7a7 4759 #define I2C_OAR2_ADD2 ((uint8_t)0xFE) /*!<Interface address */
schille 1:7a96e635f7a7 4760
schille 1:7a96e635f7a7 4761 /******************** Bit definition for I2C_DR register ********************/
schille 1:7a96e635f7a7 4762 #define I2C_DR_DR ((uint8_t)0xFF) /*!<8-bit Data Register */
schille 1:7a96e635f7a7 4763
schille 1:7a96e635f7a7 4764 /******************* Bit definition for I2C_SR1 register ********************/
schille 1:7a96e635f7a7 4765 #define I2C_SR1_SB ((uint16_t)0x0001) /*!<Start Bit (Master mode) */
schille 1:7a96e635f7a7 4766 #define I2C_SR1_ADDR ((uint16_t)0x0002) /*!<Address sent (master mode)/matched (slave mode) */
schille 1:7a96e635f7a7 4767 #define I2C_SR1_BTF ((uint16_t)0x0004) /*!<Byte Transfer Finished */
schille 1:7a96e635f7a7 4768 #define I2C_SR1_ADD10 ((uint16_t)0x0008) /*!<10-bit header sent (Master mode) */
schille 1:7a96e635f7a7 4769 #define I2C_SR1_STOPF ((uint16_t)0x0010) /*!<Stop detection (Slave mode) */
schille 1:7a96e635f7a7 4770 #define I2C_SR1_RXNE ((uint16_t)0x0040) /*!<Data Register not Empty (receivers) */
schille 1:7a96e635f7a7 4771 #define I2C_SR1_TXE ((uint16_t)0x0080) /*!<Data Register Empty (transmitters) */
schille 1:7a96e635f7a7 4772 #define I2C_SR1_BERR ((uint16_t)0x0100) /*!<Bus Error */
schille 1:7a96e635f7a7 4773 #define I2C_SR1_ARLO ((uint16_t)0x0200) /*!<Arbitration Lost (master mode) */
schille 1:7a96e635f7a7 4774 #define I2C_SR1_AF ((uint16_t)0x0400) /*!<Acknowledge Failure */
schille 1:7a96e635f7a7 4775 #define I2C_SR1_OVR ((uint16_t)0x0800) /*!<Overrun/Underrun */
schille 1:7a96e635f7a7 4776 #define I2C_SR1_PECERR ((uint16_t)0x1000) /*!<PEC Error in reception */
schille 1:7a96e635f7a7 4777 #define I2C_SR1_TIMEOUT ((uint16_t)0x4000) /*!<Timeout or Tlow Error */
schille 1:7a96e635f7a7 4778 #define I2C_SR1_SMBALERT ((uint16_t)0x8000) /*!<SMBus Alert */
schille 1:7a96e635f7a7 4779
schille 1:7a96e635f7a7 4780 /******************* Bit definition for I2C_SR2 register ********************/
schille 1:7a96e635f7a7 4781 #define I2C_SR2_MSL ((uint16_t)0x0001) /*!<Master/Slave */
schille 1:7a96e635f7a7 4782 #define I2C_SR2_BUSY ((uint16_t)0x0002) /*!<Bus Busy */
schille 1:7a96e635f7a7 4783 #define I2C_SR2_TRA ((uint16_t)0x0004) /*!<Transmitter/Receiver */
schille 1:7a96e635f7a7 4784 #define I2C_SR2_GENCALL ((uint16_t)0x0010) /*!<General Call Address (Slave mode) */
schille 1:7a96e635f7a7 4785 #define I2C_SR2_SMBDEFAULT ((uint16_t)0x0020) /*!<SMBus Device Default Address (Slave mode) */
schille 1:7a96e635f7a7 4786 #define I2C_SR2_SMBHOST ((uint16_t)0x0040) /*!<SMBus Host Header (Slave mode) */
schille 1:7a96e635f7a7 4787 #define I2C_SR2_DUALF ((uint16_t)0x0080) /*!<Dual Flag (Slave mode) */
schille 1:7a96e635f7a7 4788 #define I2C_SR2_PEC ((uint16_t)0xFF00) /*!<Packet Error Checking Register */
schille 1:7a96e635f7a7 4789
schille 1:7a96e635f7a7 4790 /******************* Bit definition for I2C_CCR register ********************/
schille 1:7a96e635f7a7 4791 #define I2C_CCR_CCR ((uint16_t)0x0FFF) /*!<Clock Control Register in Fast/Standard mode (Master mode) */
schille 1:7a96e635f7a7 4792 #define I2C_CCR_DUTY ((uint16_t)0x4000) /*!<Fast Mode Duty Cycle */
schille 1:7a96e635f7a7 4793 #define I2C_CCR_FS ((uint16_t)0x8000) /*!<I2C Master Mode Selection */
schille 1:7a96e635f7a7 4794
schille 1:7a96e635f7a7 4795 /****************** Bit definition for I2C_TRISE register *******************/
schille 1:7a96e635f7a7 4796 #define I2C_TRISE_TRISE ((uint8_t)0x3F) /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
schille 1:7a96e635f7a7 4797
schille 1:7a96e635f7a7 4798 /****************** Bit definition for I2C_FLTR register *******************/
schille 1:7a96e635f7a7 4799 #define I2C_FLTR_DNF ((uint8_t)0x0F) /*!<Digital Noise Filter */
schille 1:7a96e635f7a7 4800 #define I2C_FLTR_ANOFF ((uint8_t)0x10) /*!<Analog Noise Filter OFF */
schille 1:7a96e635f7a7 4801
schille 1:7a96e635f7a7 4802 /******************************************************************************/
schille 1:7a96e635f7a7 4803 /* */
schille 1:7a96e635f7a7 4804 /* Independent WATCHDOG */
schille 1:7a96e635f7a7 4805 /* */
schille 1:7a96e635f7a7 4806 /******************************************************************************/
schille 1:7a96e635f7a7 4807 /******************* Bit definition for IWDG_KR register ********************/
schille 1:7a96e635f7a7 4808 #define IWDG_KR_KEY ((uint16_t)0xFFFF) /*!<Key value (write only, read 0000h) */
schille 1:7a96e635f7a7 4809
schille 1:7a96e635f7a7 4810 /******************* Bit definition for IWDG_PR register ********************/
schille 1:7a96e635f7a7 4811 #define IWDG_PR_PR ((uint8_t)0x07) /*!<PR[2:0] (Prescaler divider) */
schille 1:7a96e635f7a7 4812 #define IWDG_PR_PR_0 ((uint8_t)0x01) /*!<Bit 0 */
schille 1:7a96e635f7a7 4813 #define IWDG_PR_PR_1 ((uint8_t)0x02) /*!<Bit 1 */
schille 1:7a96e635f7a7 4814 #define IWDG_PR_PR_2 ((uint8_t)0x04) /*!<Bit 2 */
schille 1:7a96e635f7a7 4815
schille 1:7a96e635f7a7 4816 /******************* Bit definition for IWDG_RLR register *******************/
schille 1:7a96e635f7a7 4817 #define IWDG_RLR_RL ((uint16_t)0x0FFF) /*!<Watchdog counter reload value */
schille 1:7a96e635f7a7 4818
schille 1:7a96e635f7a7 4819 /******************* Bit definition for IWDG_SR register ********************/
schille 1:7a96e635f7a7 4820 #define IWDG_SR_PVU ((uint8_t)0x01) /*!<Watchdog prescaler value update */
schille 1:7a96e635f7a7 4821 #define IWDG_SR_RVU ((uint8_t)0x02) /*!<Watchdog counter reload value update */
schille 1:7a96e635f7a7 4822
schille 1:7a96e635f7a7 4823
schille 1:7a96e635f7a7 4824 /******************************************************************************/
schille 1:7a96e635f7a7 4825 /* */
schille 1:7a96e635f7a7 4826 /* Power Control */
schille 1:7a96e635f7a7 4827 /* */
schille 1:7a96e635f7a7 4828 /******************************************************************************/
schille 1:7a96e635f7a7 4829 /******************** Bit definition for PWR_CR register ********************/
schille 1:7a96e635f7a7 4830 #define PWR_CR_LPDS ((uint32_t)0x00000001) /*!< Low-Power Deepsleep */
schille 1:7a96e635f7a7 4831 #define PWR_CR_PDDS ((uint32_t)0x00000002) /*!< Power Down Deepsleep */
schille 1:7a96e635f7a7 4832 #define PWR_CR_CWUF ((uint32_t)0x00000004) /*!< Clear Wakeup Flag */
schille 1:7a96e635f7a7 4833 #define PWR_CR_CSBF ((uint32_t)0x00000008) /*!< Clear Standby Flag */
schille 1:7a96e635f7a7 4834 #define PWR_CR_PVDE ((uint32_t)0x00000010) /*!< Power Voltage Detector Enable */
schille 1:7a96e635f7a7 4835
schille 1:7a96e635f7a7 4836 #define PWR_CR_PLS ((uint32_t)0x000000E0) /*!< PLS[2:0] bits (PVD Level Selection) */
schille 1:7a96e635f7a7 4837 #define PWR_CR_PLS_0 ((uint32_t)0x00000020) /*!< Bit 0 */
schille 1:7a96e635f7a7 4838 #define PWR_CR_PLS_1 ((uint32_t)0x00000040) /*!< Bit 1 */
schille 1:7a96e635f7a7 4839 #define PWR_CR_PLS_2 ((uint32_t)0x00000080) /*!< Bit 2 */
schille 1:7a96e635f7a7 4840
schille 1:7a96e635f7a7 4841 /*!< PVD level configuration */
schille 1:7a96e635f7a7 4842 #define PWR_CR_PLS_LEV0 ((uint32_t)0x00000000) /*!< PVD level 0 */
schille 1:7a96e635f7a7 4843 #define PWR_CR_PLS_LEV1 ((uint32_t)0x00000020) /*!< PVD level 1 */
schille 1:7a96e635f7a7 4844 #define PWR_CR_PLS_LEV2 ((uint32_t)0x00000040) /*!< PVD level 2 */
schille 1:7a96e635f7a7 4845 #define PWR_CR_PLS_LEV3 ((uint32_t)0x00000060) /*!< PVD level 3 */
schille 1:7a96e635f7a7 4846 #define PWR_CR_PLS_LEV4 ((uint32_t)0x00000080) /*!< PVD level 4 */
schille 1:7a96e635f7a7 4847 #define PWR_CR_PLS_LEV5 ((uint32_t)0x000000A0) /*!< PVD level 5 */
schille 1:7a96e635f7a7 4848 #define PWR_CR_PLS_LEV6 ((uint32_t)0x000000C0) /*!< PVD level 6 */
schille 1:7a96e635f7a7 4849 #define PWR_CR_PLS_LEV7 ((uint32_t)0x000000E0) /*!< PVD level 7 */
schille 1:7a96e635f7a7 4850
schille 1:7a96e635f7a7 4851 #define PWR_CR_DBP ((uint32_t)0x00000100) /*!< Disable Backup Domain write protection */
schille 1:7a96e635f7a7 4852 #define PWR_CR_FPDS ((uint32_t)0x00000200) /*!< Flash power down in Stop mode */
schille 1:7a96e635f7a7 4853 #define PWR_CR_LPLVDS ((uint32_t)0x00000400) /*!< Low-Power Regulator Low Voltage Scaling in Stop mode */
schille 1:7a96e635f7a7 4854 #define PWR_CR_MRLVDS ((uint32_t)0x00000800) /*!< Main regulator Low Voltage Scaling in Stop mode */
schille 1:7a96e635f7a7 4855
schille 1:7a96e635f7a7 4856 #define PWR_CR_VOS ((uint32_t)0x0000C000) /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
schille 1:7a96e635f7a7 4857 #define PWR_CR_VOS_0 ((uint32_t)0x00004000) /*!< Bit 0 */
schille 1:7a96e635f7a7 4858 #define PWR_CR_VOS_1 ((uint32_t)0x00008000) /*!< Bit 1 */
schille 1:7a96e635f7a7 4859
schille 1:7a96e635f7a7 4860 /* Legacy define */
schille 1:7a96e635f7a7 4861 #define PWR_CR_PMODE PWR_CR_VOS
schille 1:7a96e635f7a7 4862
schille 1:7a96e635f7a7 4863 /******************* Bit definition for PWR_CSR register ********************/
schille 1:7a96e635f7a7 4864 #define PWR_CSR_WUF ((uint32_t)0x00000001) /*!< Wakeup Flag */
schille 1:7a96e635f7a7 4865 #define PWR_CSR_SBF ((uint32_t)0x00000002) /*!< Standby Flag */
schille 1:7a96e635f7a7 4866 #define PWR_CSR_PVDO ((uint32_t)0x00000004) /*!< PVD Output */
schille 1:7a96e635f7a7 4867 #define PWR_CSR_BRR ((uint32_t)0x00000008) /*!< Backup regulator ready */
schille 1:7a96e635f7a7 4868 #define PWR_CSR_EWUP ((uint32_t)0x00000100) /*!< Enable WKUP pin */
schille 1:7a96e635f7a7 4869 #define PWR_CSR_BRE ((uint32_t)0x00000200) /*!< Backup regulator enable */
schille 1:7a96e635f7a7 4870 #define PWR_CSR_VOSRDY ((uint32_t)0x00004000) /*!< Regulator voltage scaling output selection ready */
schille 1:7a96e635f7a7 4871
schille 1:7a96e635f7a7 4872 /* Legacy define */
schille 1:7a96e635f7a7 4873 #define PWR_CSR_REGRDY PWR_CSR_VOSRDY
schille 1:7a96e635f7a7 4874
schille 1:7a96e635f7a7 4875 /******************************************************************************/
schille 1:7a96e635f7a7 4876 /* */
schille 1:7a96e635f7a7 4877 /* Reset and Clock Control */
schille 1:7a96e635f7a7 4878 /* */
schille 1:7a96e635f7a7 4879 /******************************************************************************/
schille 1:7a96e635f7a7 4880 /******************** Bit definition for RCC_CR register ********************/
schille 1:7a96e635f7a7 4881 #define RCC_CR_HSION ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4882 #define RCC_CR_HSIRDY ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4883
schille 1:7a96e635f7a7 4884 #define RCC_CR_HSITRIM ((uint32_t)0x000000F8)
schille 1:7a96e635f7a7 4885 #define RCC_CR_HSITRIM_0 ((uint32_t)0x00000008)/*!<Bit 0 */
schille 1:7a96e635f7a7 4886 #define RCC_CR_HSITRIM_1 ((uint32_t)0x00000010)/*!<Bit 1 */
schille 1:7a96e635f7a7 4887 #define RCC_CR_HSITRIM_2 ((uint32_t)0x00000020)/*!<Bit 2 */
schille 1:7a96e635f7a7 4888 #define RCC_CR_HSITRIM_3 ((uint32_t)0x00000040)/*!<Bit 3 */
schille 1:7a96e635f7a7 4889 #define RCC_CR_HSITRIM_4 ((uint32_t)0x00000080)/*!<Bit 4 */
schille 1:7a96e635f7a7 4890
schille 1:7a96e635f7a7 4891 #define RCC_CR_HSICAL ((uint32_t)0x0000FF00)
schille 1:7a96e635f7a7 4892 #define RCC_CR_HSICAL_0 ((uint32_t)0x00000100)/*!<Bit 0 */
schille 1:7a96e635f7a7 4893 #define RCC_CR_HSICAL_1 ((uint32_t)0x00000200)/*!<Bit 1 */
schille 1:7a96e635f7a7 4894 #define RCC_CR_HSICAL_2 ((uint32_t)0x00000400)/*!<Bit 2 */
schille 1:7a96e635f7a7 4895 #define RCC_CR_HSICAL_3 ((uint32_t)0x00000800)/*!<Bit 3 */
schille 1:7a96e635f7a7 4896 #define RCC_CR_HSICAL_4 ((uint32_t)0x00001000)/*!<Bit 4 */
schille 1:7a96e635f7a7 4897 #define RCC_CR_HSICAL_5 ((uint32_t)0x00002000)/*!<Bit 5 */
schille 1:7a96e635f7a7 4898 #define RCC_CR_HSICAL_6 ((uint32_t)0x00004000)/*!<Bit 6 */
schille 1:7a96e635f7a7 4899 #define RCC_CR_HSICAL_7 ((uint32_t)0x00008000)/*!<Bit 7 */
schille 1:7a96e635f7a7 4900
schille 1:7a96e635f7a7 4901 #define RCC_CR_HSEON ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 4902 #define RCC_CR_HSERDY ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 4903 #define RCC_CR_HSEBYP ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 4904 #define RCC_CR_CSSON ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 4905 #define RCC_CR_PLLON ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 4906 #define RCC_CR_PLLRDY ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 4907 #define RCC_CR_PLLI2SON ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 4908 #define RCC_CR_PLLI2SRDY ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 4909
schille 1:7a96e635f7a7 4910
schille 1:7a96e635f7a7 4911 /******************** Bit definition for RCC_PLLCFGR register ***************/
schille 1:7a96e635f7a7 4912 #define RCC_PLLCFGR_PLLM ((uint32_t)0x0000003F)
schille 1:7a96e635f7a7 4913 #define RCC_PLLCFGR_PLLM_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 4914 #define RCC_PLLCFGR_PLLM_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 4915 #define RCC_PLLCFGR_PLLM_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 4916 #define RCC_PLLCFGR_PLLM_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 4917 #define RCC_PLLCFGR_PLLM_4 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 4918 #define RCC_PLLCFGR_PLLM_5 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 4919
schille 1:7a96e635f7a7 4920 #define RCC_PLLCFGR_PLLN ((uint32_t)0x00007FC0)
schille 1:7a96e635f7a7 4921 #define RCC_PLLCFGR_PLLN_0 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 4922 #define RCC_PLLCFGR_PLLN_1 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 4923 #define RCC_PLLCFGR_PLLN_2 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 4924 #define RCC_PLLCFGR_PLLN_3 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 4925 #define RCC_PLLCFGR_PLLN_4 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 4926 #define RCC_PLLCFGR_PLLN_5 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 4927 #define RCC_PLLCFGR_PLLN_6 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 4928 #define RCC_PLLCFGR_PLLN_7 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 4929 #define RCC_PLLCFGR_PLLN_8 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 4930
schille 1:7a96e635f7a7 4931 #define RCC_PLLCFGR_PLLP ((uint32_t)0x00030000)
schille 1:7a96e635f7a7 4932 #define RCC_PLLCFGR_PLLP_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 4933 #define RCC_PLLCFGR_PLLP_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 4934
schille 1:7a96e635f7a7 4935 #define RCC_PLLCFGR_PLLSRC ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 4936 #define RCC_PLLCFGR_PLLSRC_HSE ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 4937 #define RCC_PLLCFGR_PLLSRC_HSI ((uint32_t)0x00000000)
schille 1:7a96e635f7a7 4938
schille 1:7a96e635f7a7 4939 #define RCC_PLLCFGR_PLLQ ((uint32_t)0x0F000000)
schille 1:7a96e635f7a7 4940 #define RCC_PLLCFGR_PLLQ_0 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 4941 #define RCC_PLLCFGR_PLLQ_1 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 4942 #define RCC_PLLCFGR_PLLQ_2 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 4943 #define RCC_PLLCFGR_PLLQ_3 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 4944
schille 1:7a96e635f7a7 4945 /******************** Bit definition for RCC_CFGR register ******************/
schille 1:7a96e635f7a7 4946 /*!< SW configuration */
schille 1:7a96e635f7a7 4947 #define RCC_CFGR_SW ((uint32_t)0x00000003) /*!< SW[1:0] bits (System clock Switch) */
schille 1:7a96e635f7a7 4948 #define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */
schille 1:7a96e635f7a7 4949 #define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */
schille 1:7a96e635f7a7 4950
schille 1:7a96e635f7a7 4951 #define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */
schille 1:7a96e635f7a7 4952 #define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */
schille 1:7a96e635f7a7 4953 #define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */
schille 1:7a96e635f7a7 4954
schille 1:7a96e635f7a7 4955 /*!< SWS configuration */
schille 1:7a96e635f7a7 4956 #define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!< SWS[1:0] bits (System Clock Switch Status) */
schille 1:7a96e635f7a7 4957 #define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!< Bit 0 */
schille 1:7a96e635f7a7 4958 #define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!< Bit 1 */
schille 1:7a96e635f7a7 4959
schille 1:7a96e635f7a7 4960 #define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */
schille 1:7a96e635f7a7 4961 #define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */
schille 1:7a96e635f7a7 4962 #define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */
schille 1:7a96e635f7a7 4963
schille 1:7a96e635f7a7 4964 /*!< HPRE configuration */
schille 1:7a96e635f7a7 4965 #define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!< HPRE[3:0] bits (AHB prescaler) */
schille 1:7a96e635f7a7 4966 #define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!< Bit 0 */
schille 1:7a96e635f7a7 4967 #define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!< Bit 1 */
schille 1:7a96e635f7a7 4968 #define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!< Bit 2 */
schille 1:7a96e635f7a7 4969 #define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!< Bit 3 */
schille 1:7a96e635f7a7 4970
schille 1:7a96e635f7a7 4971 #define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */
schille 1:7a96e635f7a7 4972 #define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */
schille 1:7a96e635f7a7 4973 #define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */
schille 1:7a96e635f7a7 4974 #define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */
schille 1:7a96e635f7a7 4975 #define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */
schille 1:7a96e635f7a7 4976 #define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */
schille 1:7a96e635f7a7 4977 #define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */
schille 1:7a96e635f7a7 4978 #define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */
schille 1:7a96e635f7a7 4979 #define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */
schille 1:7a96e635f7a7 4980
schille 1:7a96e635f7a7 4981 /*!< PPRE1 configuration */
schille 1:7a96e635f7a7 4982 #define RCC_CFGR_PPRE1 ((uint32_t)0x00001C00) /*!< PRE1[2:0] bits (APB1 prescaler) */
schille 1:7a96e635f7a7 4983 #define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000400) /*!< Bit 0 */
schille 1:7a96e635f7a7 4984 #define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000800) /*!< Bit 1 */
schille 1:7a96e635f7a7 4985 #define RCC_CFGR_PPRE1_2 ((uint32_t)0x00001000) /*!< Bit 2 */
schille 1:7a96e635f7a7 4986
schille 1:7a96e635f7a7 4987 #define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
schille 1:7a96e635f7a7 4988 #define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00001000) /*!< HCLK divided by 2 */
schille 1:7a96e635f7a7 4989 #define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00001400) /*!< HCLK divided by 4 */
schille 1:7a96e635f7a7 4990 #define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00001800) /*!< HCLK divided by 8 */
schille 1:7a96e635f7a7 4991 #define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00001C00) /*!< HCLK divided by 16 */
schille 1:7a96e635f7a7 4992
schille 1:7a96e635f7a7 4993 /*!< PPRE2 configuration */
schille 1:7a96e635f7a7 4994 #define RCC_CFGR_PPRE2 ((uint32_t)0x0000E000) /*!< PRE2[2:0] bits (APB2 prescaler) */
schille 1:7a96e635f7a7 4995 #define RCC_CFGR_PPRE2_0 ((uint32_t)0x00002000) /*!< Bit 0 */
schille 1:7a96e635f7a7 4996 #define RCC_CFGR_PPRE2_1 ((uint32_t)0x00004000) /*!< Bit 1 */
schille 1:7a96e635f7a7 4997 #define RCC_CFGR_PPRE2_2 ((uint32_t)0x00008000) /*!< Bit 2 */
schille 1:7a96e635f7a7 4998
schille 1:7a96e635f7a7 4999 #define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
schille 1:7a96e635f7a7 5000 #define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00008000) /*!< HCLK divided by 2 */
schille 1:7a96e635f7a7 5001 #define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x0000A000) /*!< HCLK divided by 4 */
schille 1:7a96e635f7a7 5002 #define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x0000C000) /*!< HCLK divided by 8 */
schille 1:7a96e635f7a7 5003 #define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x0000E000) /*!< HCLK divided by 16 */
schille 1:7a96e635f7a7 5004
schille 1:7a96e635f7a7 5005 /*!< RTCPRE configuration */
schille 1:7a96e635f7a7 5006 #define RCC_CFGR_RTCPRE ((uint32_t)0x001F0000)
schille 1:7a96e635f7a7 5007 #define RCC_CFGR_RTCPRE_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5008 #define RCC_CFGR_RTCPRE_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5009 #define RCC_CFGR_RTCPRE_2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5010 #define RCC_CFGR_RTCPRE_3 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5011 #define RCC_CFGR_RTCPRE_4 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5012
schille 1:7a96e635f7a7 5013 /*!< MCO1 configuration */
schille 1:7a96e635f7a7 5014 #define RCC_CFGR_MCO1 ((uint32_t)0x00600000)
schille 1:7a96e635f7a7 5015 #define RCC_CFGR_MCO1_0 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5016 #define RCC_CFGR_MCO1_1 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5017
schille 1:7a96e635f7a7 5018 #define RCC_CFGR_I2SSRC ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 5019
schille 1:7a96e635f7a7 5020 #define RCC_CFGR_MCO1PRE ((uint32_t)0x07000000)
schille 1:7a96e635f7a7 5021 #define RCC_CFGR_MCO1PRE_0 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 5022 #define RCC_CFGR_MCO1PRE_1 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5023 #define RCC_CFGR_MCO1PRE_2 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5024
schille 1:7a96e635f7a7 5025 #define RCC_CFGR_MCO2PRE ((uint32_t)0x38000000)
schille 1:7a96e635f7a7 5026 #define RCC_CFGR_MCO2PRE_0 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 5027 #define RCC_CFGR_MCO2PRE_1 ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 5028 #define RCC_CFGR_MCO2PRE_2 ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 5029
schille 1:7a96e635f7a7 5030 #define RCC_CFGR_MCO2 ((uint32_t)0xC0000000)
schille 1:7a96e635f7a7 5031 #define RCC_CFGR_MCO2_0 ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 5032 #define RCC_CFGR_MCO2_1 ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 5033
schille 1:7a96e635f7a7 5034 /******************** Bit definition for RCC_CIR register *******************/
schille 1:7a96e635f7a7 5035 #define RCC_CIR_LSIRDYF ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5036 #define RCC_CIR_LSERDYF ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5037 #define RCC_CIR_HSIRDYF ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5038 #define RCC_CIR_HSERDYF ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5039 #define RCC_CIR_PLLRDYF ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5040 #define RCC_CIR_PLLI2SRDYF ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5041 #define RCC_CIR_CSSF ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5042 #define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5043 #define RCC_CIR_LSERDYIE ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5044 #define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5045 #define RCC_CIR_HSERDYIE ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5046 #define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5047 #define RCC_CIR_PLLI2SRDYIE ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5048 #define RCC_CIR_LSIRDYC ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5049 #define RCC_CIR_LSERDYC ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5050 #define RCC_CIR_HSIRDYC ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5051 #define RCC_CIR_HSERDYC ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5052 #define RCC_CIR_PLLRDYC ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5053 #define RCC_CIR_PLLI2SRDYC ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5054 #define RCC_CIR_CSSC ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 5055
schille 1:7a96e635f7a7 5056 /******************** Bit definition for RCC_AHB1RSTR register **************/
schille 1:7a96e635f7a7 5057 #define RCC_AHB1RSTR_GPIOARST ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5058 #define RCC_AHB1RSTR_GPIOBRST ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5059 #define RCC_AHB1RSTR_GPIOCRST ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5060 #define RCC_AHB1RSTR_GPIODRST ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5061 #define RCC_AHB1RSTR_GPIOERST ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5062 #define RCC_AHB1RSTR_GPIOFRST ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5063 #define RCC_AHB1RSTR_GPIOGRST ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5064 #define RCC_AHB1RSTR_GPIOHRST ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5065 #define RCC_AHB1RSTR_GPIOIRST ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5066 #define RCC_AHB1RSTR_CRCRST ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5067 #define RCC_AHB1RSTR_DMA1RST ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5068 #define RCC_AHB1RSTR_DMA2RST ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5069 #define RCC_AHB1RSTR_ETHMACRST ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5070 #define RCC_AHB1RSTR_OTGHRST ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 5071
schille 1:7a96e635f7a7 5072 /******************** Bit definition for RCC_AHB2RSTR register **************/
schille 1:7a96e635f7a7 5073 #define RCC_AHB2RSTR_DCMIRST ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5074 #define RCC_AHB2RSTR_CRYPRST ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5075 #define RCC_AHB2RSTR_HASHRST ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5076 /* maintained for legacy purpose */
schille 1:7a96e635f7a7 5077 #define RCC_AHB2RSTR_HSAHRST RCC_AHB2RSTR_HASHRST
schille 1:7a96e635f7a7 5078 #define RCC_AHB2RSTR_RNGRST ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5079 #define RCC_AHB2RSTR_OTGFSRST ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5080
schille 1:7a96e635f7a7 5081 /******************** Bit definition for RCC_AHB3RSTR register **************/
schille 1:7a96e635f7a7 5082 #define RCC_AHB3RSTR_FSMCRST ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5083
schille 1:7a96e635f7a7 5084 /******************** Bit definition for RCC_APB1RSTR register **************/
schille 1:7a96e635f7a7 5085 #define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5086 #define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5087 #define RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5088 #define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5089 #define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5090 #define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5091 #define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5092 #define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5093 #define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5094 #define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5095 #define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5096 #define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5097 #define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5098 #define RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5099 #define RCC_APB1RSTR_UART4RST ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5100 #define RCC_APB1RSTR_UART5RST ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5101 #define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5102 #define RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5103 #define RCC_APB1RSTR_I2C3RST ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 5104 #define RCC_APB1RSTR_CAN1RST ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5105 #define RCC_APB1RSTR_CAN2RST ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5106 #define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 5107 #define RCC_APB1RSTR_DACRST ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 5108 #define RCC_APB1RSTR_UART7RST ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 5109 #define RCC_APB1RSTR_UART8RST ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 5110
schille 1:7a96e635f7a7 5111 /******************** Bit definition for RCC_APB2RSTR register **************/
schille 1:7a96e635f7a7 5112 #define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5113 #define RCC_APB2RSTR_TIM8RST ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5114 #define RCC_APB2RSTR_USART1RST ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5115 #define RCC_APB2RSTR_USART6RST ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5116 #define RCC_APB2RSTR_ADCRST ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5117 #define RCC_APB2RSTR_SDIORST ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5118 #define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5119 #define RCC_APB2RSTR_SPI4RST ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5120 #define RCC_APB2RSTR_SYSCFGRST ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5121 #define RCC_APB2RSTR_TIM9RST ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5122 #define RCC_APB2RSTR_TIM10RST ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5123 #define RCC_APB2RSTR_TIM11RST ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5124 #define RCC_APB2RSTR_SPI5RST ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5125 #define RCC_APB2RSTR_SPI6RST ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5126
schille 1:7a96e635f7a7 5127 /* Old SPI1RST bit definition, maintained for legacy purpose */
schille 1:7a96e635f7a7 5128 #define RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST
schille 1:7a96e635f7a7 5129
schille 1:7a96e635f7a7 5130 /******************** Bit definition for RCC_AHB1ENR register ***************/
schille 1:7a96e635f7a7 5131 #define RCC_AHB1ENR_GPIOAEN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5132 #define RCC_AHB1ENR_GPIOBEN ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5133 #define RCC_AHB1ENR_GPIOCEN ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5134 #define RCC_AHB1ENR_GPIODEN ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5135 #define RCC_AHB1ENR_GPIOEEN ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5136 #define RCC_AHB1ENR_GPIOFEN ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5137 #define RCC_AHB1ENR_GPIOGEN ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5138 #define RCC_AHB1ENR_GPIOHEN ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5139 #define RCC_AHB1ENR_GPIOIEN ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5140 #define RCC_AHB1ENR_CRCEN ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5141 #define RCC_AHB1ENR_BKPSRAMEN ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5142 #define RCC_AHB1ENR_CCMDATARAMEN ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5143 #define RCC_AHB1ENR_DMA1EN ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5144 #define RCC_AHB1ENR_DMA2EN ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5145 #define RCC_AHB1ENR_ETHMACEN ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5146 #define RCC_AHB1ENR_ETHMACTXEN ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5147 #define RCC_AHB1ENR_ETHMACRXEN ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 5148 #define RCC_AHB1ENR_ETHMACPTPEN ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 5149 #define RCC_AHB1ENR_OTGHSEN ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 5150 #define RCC_AHB1ENR_OTGHSULPIEN ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 5151
schille 1:7a96e635f7a7 5152 /******************** Bit definition for RCC_AHB2ENR register ***************/
schille 1:7a96e635f7a7 5153 #define RCC_AHB2ENR_DCMIEN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5154 #define RCC_AHB2ENR_CRYPEN ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5155 #define RCC_AHB2ENR_HASHEN ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5156 #define RCC_AHB2ENR_RNGEN ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5157 #define RCC_AHB2ENR_OTGFSEN ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5158
schille 1:7a96e635f7a7 5159 /******************** Bit definition for RCC_AHB3ENR register ***************/
schille 1:7a96e635f7a7 5160 #define RCC_AHB3ENR_FSMCEN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5161
schille 1:7a96e635f7a7 5162 /******************** Bit definition for RCC_APB1ENR register ***************/
schille 1:7a96e635f7a7 5163 #define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5164 #define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5165 #define RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5166 #define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5167 #define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5168 #define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5169 #define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5170 #define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5171 #define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5172 #define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5173 #define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5174 #define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5175 #define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5176 #define RCC_APB1ENR_USART3EN ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5177 #define RCC_APB1ENR_UART4EN ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5178 #define RCC_APB1ENR_UART5EN ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5179 #define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5180 #define RCC_APB1ENR_I2C2EN ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5181 #define RCC_APB1ENR_I2C3EN ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 5182 #define RCC_APB1ENR_CAN1EN ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5183 #define RCC_APB1ENR_CAN2EN ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5184 #define RCC_APB1ENR_PWREN ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 5185 #define RCC_APB1ENR_DACEN ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 5186 #define RCC_APB1ENR_UART7EN ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 5187 #define RCC_APB1ENR_UART8EN ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 5188
schille 1:7a96e635f7a7 5189 /******************** Bit definition for RCC_APB2ENR register ***************/
schille 1:7a96e635f7a7 5190 #define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5191 #define RCC_APB2ENR_TIM8EN ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5192 #define RCC_APB2ENR_USART1EN ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5193 #define RCC_APB2ENR_USART6EN ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5194 #define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5195 #define RCC_APB2ENR_ADC2EN ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5196 #define RCC_APB2ENR_ADC3EN ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5197 #define RCC_APB2ENR_SDIOEN ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5198 #define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5199 #define RCC_APB2ENR_SPI4EN ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5200 #define RCC_APB2ENR_SYSCFGEN ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5201 #define RCC_APB2ENR_TIM9EN ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5202 #define RCC_APB2ENR_TIM10EN ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5203 #define RCC_APB2ENR_TIM11EN ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5204 #define RCC_APB2ENR_SPI5EN ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5205 #define RCC_APB2ENR_SPI6EN ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5206
schille 1:7a96e635f7a7 5207 /******************** Bit definition for RCC_AHB1LPENR register *************/
schille 1:7a96e635f7a7 5208 #define RCC_AHB1LPENR_GPIOALPEN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5209 #define RCC_AHB1LPENR_GPIOBLPEN ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5210 #define RCC_AHB1LPENR_GPIOCLPEN ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5211 #define RCC_AHB1LPENR_GPIODLPEN ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5212 #define RCC_AHB1LPENR_GPIOELPEN ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5213 #define RCC_AHB1LPENR_GPIOFLPEN ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5214 #define RCC_AHB1LPENR_GPIOGLPEN ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5215 #define RCC_AHB1LPENR_GPIOHLPEN ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5216 #define RCC_AHB1LPENR_GPIOILPEN ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5217 #define RCC_AHB1LPENR_CRCLPEN ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5218 #define RCC_AHB1LPENR_FLITFLPEN ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5219 #define RCC_AHB1LPENR_SRAM1LPEN ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5220 #define RCC_AHB1LPENR_SRAM2LPEN ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5221 #define RCC_AHB1LPENR_BKPSRAMLPEN ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5222 #define RCC_AHB1LPENR_SRAM3LPEN ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5223 #define RCC_AHB1LPENR_DMA1LPEN ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5224 #define RCC_AHB1LPENR_DMA2LPEN ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5225 #define RCC_AHB1LPENR_ETHMACLPEN ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5226 #define RCC_AHB1LPENR_ETHMACTXLPEN ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5227 #define RCC_AHB1LPENR_ETHMACRXLPEN ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 5228 #define RCC_AHB1LPENR_ETHMACPTPLPEN ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 5229 #define RCC_AHB1LPENR_OTGHSLPEN ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 5230 #define RCC_AHB1LPENR_OTGHSULPILPEN ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 5231
schille 1:7a96e635f7a7 5232 /******************** Bit definition for RCC_AHB2LPENR register *************/
schille 1:7a96e635f7a7 5233 #define RCC_AHB2LPENR_DCMILPEN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5234 #define RCC_AHB2LPENR_CRYPLPEN ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5235 #define RCC_AHB2LPENR_HASHLPEN ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5236 #define RCC_AHB2LPENR_RNGLPEN ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5237 #define RCC_AHB2LPENR_OTGFSLPEN ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5238
schille 1:7a96e635f7a7 5239 /******************** Bit definition for RCC_AHB3LPENR register *************/
schille 1:7a96e635f7a7 5240 #define RCC_AHB3LPENR_FSMCLPEN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5241
schille 1:7a96e635f7a7 5242 /******************** Bit definition for RCC_APB1LPENR register *************/
schille 1:7a96e635f7a7 5243 #define RCC_APB1LPENR_TIM2LPEN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5244 #define RCC_APB1LPENR_TIM3LPEN ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5245 #define RCC_APB1LPENR_TIM4LPEN ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5246 #define RCC_APB1LPENR_TIM5LPEN ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5247 #define RCC_APB1LPENR_TIM6LPEN ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5248 #define RCC_APB1LPENR_TIM7LPEN ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5249 #define RCC_APB1LPENR_TIM12LPEN ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5250 #define RCC_APB1LPENR_TIM13LPEN ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5251 #define RCC_APB1LPENR_TIM14LPEN ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5252 #define RCC_APB1LPENR_WWDGLPEN ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5253 #define RCC_APB1LPENR_SPI2LPEN ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5254 #define RCC_APB1LPENR_SPI3LPEN ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5255 #define RCC_APB1LPENR_USART2LPEN ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5256 #define RCC_APB1LPENR_USART3LPEN ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5257 #define RCC_APB1LPENR_UART4LPEN ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5258 #define RCC_APB1LPENR_UART5LPEN ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5259 #define RCC_APB1LPENR_I2C1LPEN ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5260 #define RCC_APB1LPENR_I2C2LPEN ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5261 #define RCC_APB1LPENR_I2C3LPEN ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 5262 #define RCC_APB1LPENR_CAN1LPEN ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5263 #define RCC_APB1LPENR_CAN2LPEN ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5264 #define RCC_APB1LPENR_PWRLPEN ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 5265 #define RCC_APB1LPENR_DACLPEN ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 5266 #define RCC_APB1LPENR_UART7LPEN ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 5267 #define RCC_APB1LPENR_UART8LPEN ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 5268
schille 1:7a96e635f7a7 5269 /******************** Bit definition for RCC_APB2LPENR register *************/
schille 1:7a96e635f7a7 5270 #define RCC_APB2LPENR_TIM1LPEN ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5271 #define RCC_APB2LPENR_TIM8LPEN ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5272 #define RCC_APB2LPENR_USART1LPEN ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5273 #define RCC_APB2LPENR_USART6LPEN ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5274 #define RCC_APB2LPENR_ADC1LPEN ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5275 #define RCC_APB2LPENR_ADC2PEN ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5276 #define RCC_APB2LPENR_ADC3LPEN ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5277 #define RCC_APB2LPENR_SDIOLPEN ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5278 #define RCC_APB2LPENR_SPI1LPEN ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5279 #define RCC_APB2LPENR_SPI4LPEN ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5280 #define RCC_APB2LPENR_SYSCFGLPEN ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5281 #define RCC_APB2LPENR_TIM9LPEN ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5282 #define RCC_APB2LPENR_TIM10LPEN ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5283 #define RCC_APB2LPENR_TIM11LPEN ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5284 #define RCC_APB2LPENR_SPI5LPEN ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5285 #define RCC_APB2LPENR_SPI6LPEN ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5286
schille 1:7a96e635f7a7 5287 /******************** Bit definition for RCC_BDCR register ******************/
schille 1:7a96e635f7a7 5288 #define RCC_BDCR_LSEON ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5289 #define RCC_BDCR_LSERDY ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5290 #define RCC_BDCR_LSEBYP ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5291
schille 1:7a96e635f7a7 5292 #define RCC_BDCR_RTCSEL ((uint32_t)0x00000300)
schille 1:7a96e635f7a7 5293 #define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5294 #define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5295
schille 1:7a96e635f7a7 5296 #define RCC_BDCR_RTCEN ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5297 #define RCC_BDCR_BDRST ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5298
schille 1:7a96e635f7a7 5299 /******************** Bit definition for RCC_CSR register *******************/
schille 1:7a96e635f7a7 5300 #define RCC_CSR_LSION ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5301 #define RCC_CSR_LSIRDY ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5302 #define RCC_CSR_RMVF ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 5303 #define RCC_CSR_BORRSTF ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5304 #define RCC_CSR_PADRSTF ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5305 #define RCC_CSR_PORRSTF ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 5306 #define RCC_CSR_SFTRSTF ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 5307 #define RCC_CSR_WDGRSTF ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 5308 #define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 5309 #define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 5310
schille 1:7a96e635f7a7 5311 /******************** Bit definition for RCC_SSCGR register *****************/
schille 1:7a96e635f7a7 5312 #define RCC_SSCGR_MODPER ((uint32_t)0x00001FFF)
schille 1:7a96e635f7a7 5313 #define RCC_SSCGR_INCSTEP ((uint32_t)0x0FFFE000)
schille 1:7a96e635f7a7 5314 #define RCC_SSCGR_SPREADSEL ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 5315 #define RCC_SSCGR_SSCGEN ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 5316
schille 1:7a96e635f7a7 5317 /******************** Bit definition for RCC_PLLI2SCFGR register ************/
schille 1:7a96e635f7a7 5318 #define RCC_PLLI2SCFGR_PLLI2SN ((uint32_t)0x00007FC0)
schille 1:7a96e635f7a7 5319 #define RCC_PLLI2SCFGR_PLLI2SR ((uint32_t)0x70000000)
schille 1:7a96e635f7a7 5320
schille 1:7a96e635f7a7 5321 /******************** Bit definition for RCC_DCKCFGR register ***************/
schille 1:7a96e635f7a7 5322 #define RCC_DCKCFGR_TIMPRE ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 5323
schille 1:7a96e635f7a7 5324
schille 1:7a96e635f7a7 5325 /******************************************************************************/
schille 1:7a96e635f7a7 5326 /* */
schille 1:7a96e635f7a7 5327 /* RNG */
schille 1:7a96e635f7a7 5328 /* */
schille 1:7a96e635f7a7 5329 /******************************************************************************/
schille 1:7a96e635f7a7 5330 /******************** Bits definition for RNG_CR register *******************/
schille 1:7a96e635f7a7 5331 #define RNG_CR_RNGEN ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5332 #define RNG_CR_IE ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5333
schille 1:7a96e635f7a7 5334 /******************** Bits definition for RNG_SR register *******************/
schille 1:7a96e635f7a7 5335 #define RNG_SR_DRDY ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5336 #define RNG_SR_CECS ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5337 #define RNG_SR_SECS ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5338 #define RNG_SR_CEIS ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5339 #define RNG_SR_SEIS ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5340
schille 1:7a96e635f7a7 5341 /******************************************************************************/
schille 1:7a96e635f7a7 5342 /* */
schille 1:7a96e635f7a7 5343 /* Real-Time Clock (RTC) */
schille 1:7a96e635f7a7 5344 /* */
schille 1:7a96e635f7a7 5345 /******************************************************************************/
schille 1:7a96e635f7a7 5346 /******************** Bits definition for RTC_TR register *******************/
schille 1:7a96e635f7a7 5347 #define RTC_TR_PM ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5348 #define RTC_TR_HT ((uint32_t)0x00300000)
schille 1:7a96e635f7a7 5349 #define RTC_TR_HT_0 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5350 #define RTC_TR_HT_1 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5351 #define RTC_TR_HU ((uint32_t)0x000F0000)
schille 1:7a96e635f7a7 5352 #define RTC_TR_HU_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5353 #define RTC_TR_HU_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5354 #define RTC_TR_HU_2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5355 #define RTC_TR_HU_3 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5356 #define RTC_TR_MNT ((uint32_t)0x00007000)
schille 1:7a96e635f7a7 5357 #define RTC_TR_MNT_0 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5358 #define RTC_TR_MNT_1 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5359 #define RTC_TR_MNT_2 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5360 #define RTC_TR_MNU ((uint32_t)0x00000F00)
schille 1:7a96e635f7a7 5361 #define RTC_TR_MNU_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5362 #define RTC_TR_MNU_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5363 #define RTC_TR_MNU_2 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5364 #define RTC_TR_MNU_3 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5365 #define RTC_TR_ST ((uint32_t)0x00000070)
schille 1:7a96e635f7a7 5366 #define RTC_TR_ST_0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5367 #define RTC_TR_ST_1 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5368 #define RTC_TR_ST_2 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5369 #define RTC_TR_SU ((uint32_t)0x0000000F)
schille 1:7a96e635f7a7 5370 #define RTC_TR_SU_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5371 #define RTC_TR_SU_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5372 #define RTC_TR_SU_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5373 #define RTC_TR_SU_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5374
schille 1:7a96e635f7a7 5375 /******************** Bits definition for RTC_DR register *******************/
schille 1:7a96e635f7a7 5376 #define RTC_DR_YT ((uint32_t)0x00F00000)
schille 1:7a96e635f7a7 5377 #define RTC_DR_YT_0 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5378 #define RTC_DR_YT_1 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5379 #define RTC_DR_YT_2 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5380 #define RTC_DR_YT_3 ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 5381 #define RTC_DR_YU ((uint32_t)0x000F0000)
schille 1:7a96e635f7a7 5382 #define RTC_DR_YU_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5383 #define RTC_DR_YU_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5384 #define RTC_DR_YU_2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5385 #define RTC_DR_YU_3 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5386 #define RTC_DR_WDU ((uint32_t)0x0000E000)
schille 1:7a96e635f7a7 5387 #define RTC_DR_WDU_0 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5388 #define RTC_DR_WDU_1 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5389 #define RTC_DR_WDU_2 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5390 #define RTC_DR_MT ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5391 #define RTC_DR_MU ((uint32_t)0x00000F00)
schille 1:7a96e635f7a7 5392 #define RTC_DR_MU_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5393 #define RTC_DR_MU_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5394 #define RTC_DR_MU_2 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5395 #define RTC_DR_MU_3 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5396 #define RTC_DR_DT ((uint32_t)0x00000030)
schille 1:7a96e635f7a7 5397 #define RTC_DR_DT_0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5398 #define RTC_DR_DT_1 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5399 #define RTC_DR_DU ((uint32_t)0x0000000F)
schille 1:7a96e635f7a7 5400 #define RTC_DR_DU_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5401 #define RTC_DR_DU_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5402 #define RTC_DR_DU_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5403 #define RTC_DR_DU_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5404
schille 1:7a96e635f7a7 5405 /******************** Bits definition for RTC_CR register *******************/
schille 1:7a96e635f7a7 5406 #define RTC_CR_COE ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 5407 #define RTC_CR_OSEL ((uint32_t)0x00600000)
schille 1:7a96e635f7a7 5408 #define RTC_CR_OSEL_0 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5409 #define RTC_CR_OSEL_1 ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5410 #define RTC_CR_POL ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5411 #define RTC_CR_COSEL ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5412 #define RTC_CR_BCK ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5413 #define RTC_CR_SUB1H ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5414 #define RTC_CR_ADD1H ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5415 #define RTC_CR_TSIE ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5416 #define RTC_CR_WUTIE ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5417 #define RTC_CR_ALRBIE ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5418 #define RTC_CR_ALRAIE ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5419 #define RTC_CR_TSE ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5420 #define RTC_CR_WUTE ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5421 #define RTC_CR_ALRBE ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5422 #define RTC_CR_ALRAE ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5423 #define RTC_CR_DCE ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5424 #define RTC_CR_FMT ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5425 #define RTC_CR_BYPSHAD ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5426 #define RTC_CR_REFCKON ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5427 #define RTC_CR_TSEDGE ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5428 #define RTC_CR_WUCKSEL ((uint32_t)0x00000007)
schille 1:7a96e635f7a7 5429 #define RTC_CR_WUCKSEL_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5430 #define RTC_CR_WUCKSEL_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5431 #define RTC_CR_WUCKSEL_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5432
schille 1:7a96e635f7a7 5433 /******************** Bits definition for RTC_ISR register ******************/
schille 1:7a96e635f7a7 5434 #define RTC_ISR_RECALPF ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5435 #define RTC_ISR_TAMP1F ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5436 #define RTC_ISR_TSOVF ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5437 #define RTC_ISR_TSF ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5438 #define RTC_ISR_WUTF ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5439 #define RTC_ISR_ALRBF ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5440 #define RTC_ISR_ALRAF ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5441 #define RTC_ISR_INIT ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5442 #define RTC_ISR_INITF ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5443 #define RTC_ISR_RSF ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5444 #define RTC_ISR_INITS ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5445 #define RTC_ISR_SHPF ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5446 #define RTC_ISR_WUTWF ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5447 #define RTC_ISR_ALRBWF ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5448 #define RTC_ISR_ALRAWF ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5449
schille 1:7a96e635f7a7 5450 /******************** Bits definition for RTC_PRER register *****************/
schille 1:7a96e635f7a7 5451 #define RTC_PRER_PREDIV_A ((uint32_t)0x007F0000)
schille 1:7a96e635f7a7 5452 #define RTC_PRER_PREDIV_S ((uint32_t)0x00001FFF)
schille 1:7a96e635f7a7 5453
schille 1:7a96e635f7a7 5454 /******************** Bits definition for RTC_WUTR register *****************/
schille 1:7a96e635f7a7 5455 #define RTC_WUTR_WUT ((uint32_t)0x0000FFFF)
schille 1:7a96e635f7a7 5456
schille 1:7a96e635f7a7 5457 /******************** Bits definition for RTC_CALIBR register ***************/
schille 1:7a96e635f7a7 5458 #define RTC_CALIBR_DCS ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5459 #define RTC_CALIBR_DC ((uint32_t)0x0000001F)
schille 1:7a96e635f7a7 5460
schille 1:7a96e635f7a7 5461 /******************** Bits definition for RTC_ALRMAR register ***************/
schille 1:7a96e635f7a7 5462 #define RTC_ALRMAR_MSK4 ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 5463 #define RTC_ALRMAR_WDSEL ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 5464 #define RTC_ALRMAR_DT ((uint32_t)0x30000000)
schille 1:7a96e635f7a7 5465 #define RTC_ALRMAR_DT_0 ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 5466 #define RTC_ALRMAR_DT_1 ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 5467 #define RTC_ALRMAR_DU ((uint32_t)0x0F000000)
schille 1:7a96e635f7a7 5468 #define RTC_ALRMAR_DU_0 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 5469 #define RTC_ALRMAR_DU_1 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5470 #define RTC_ALRMAR_DU_2 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5471 #define RTC_ALRMAR_DU_3 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 5472 #define RTC_ALRMAR_MSK3 ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 5473 #define RTC_ALRMAR_PM ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5474 #define RTC_ALRMAR_HT ((uint32_t)0x00300000)
schille 1:7a96e635f7a7 5475 #define RTC_ALRMAR_HT_0 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5476 #define RTC_ALRMAR_HT_1 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5477 #define RTC_ALRMAR_HU ((uint32_t)0x000F0000)
schille 1:7a96e635f7a7 5478 #define RTC_ALRMAR_HU_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5479 #define RTC_ALRMAR_HU_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5480 #define RTC_ALRMAR_HU_2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5481 #define RTC_ALRMAR_HU_3 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5482 #define RTC_ALRMAR_MSK2 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5483 #define RTC_ALRMAR_MNT ((uint32_t)0x00007000)
schille 1:7a96e635f7a7 5484 #define RTC_ALRMAR_MNT_0 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5485 #define RTC_ALRMAR_MNT_1 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5486 #define RTC_ALRMAR_MNT_2 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5487 #define RTC_ALRMAR_MNU ((uint32_t)0x00000F00)
schille 1:7a96e635f7a7 5488 #define RTC_ALRMAR_MNU_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5489 #define RTC_ALRMAR_MNU_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5490 #define RTC_ALRMAR_MNU_2 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5491 #define RTC_ALRMAR_MNU_3 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5492 #define RTC_ALRMAR_MSK1 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5493 #define RTC_ALRMAR_ST ((uint32_t)0x00000070)
schille 1:7a96e635f7a7 5494 #define RTC_ALRMAR_ST_0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5495 #define RTC_ALRMAR_ST_1 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5496 #define RTC_ALRMAR_ST_2 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5497 #define RTC_ALRMAR_SU ((uint32_t)0x0000000F)
schille 1:7a96e635f7a7 5498 #define RTC_ALRMAR_SU_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5499 #define RTC_ALRMAR_SU_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5500 #define RTC_ALRMAR_SU_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5501 #define RTC_ALRMAR_SU_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5502
schille 1:7a96e635f7a7 5503 /******************** Bits definition for RTC_ALRMBR register ***************/
schille 1:7a96e635f7a7 5504 #define RTC_ALRMBR_MSK4 ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 5505 #define RTC_ALRMBR_WDSEL ((uint32_t)0x40000000)
schille 1:7a96e635f7a7 5506 #define RTC_ALRMBR_DT ((uint32_t)0x30000000)
schille 1:7a96e635f7a7 5507 #define RTC_ALRMBR_DT_0 ((uint32_t)0x10000000)
schille 1:7a96e635f7a7 5508 #define RTC_ALRMBR_DT_1 ((uint32_t)0x20000000)
schille 1:7a96e635f7a7 5509 #define RTC_ALRMBR_DU ((uint32_t)0x0F000000)
schille 1:7a96e635f7a7 5510 #define RTC_ALRMBR_DU_0 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 5511 #define RTC_ALRMBR_DU_1 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5512 #define RTC_ALRMBR_DU_2 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5513 #define RTC_ALRMBR_DU_3 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 5514 #define RTC_ALRMBR_MSK3 ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 5515 #define RTC_ALRMBR_PM ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5516 #define RTC_ALRMBR_HT ((uint32_t)0x00300000)
schille 1:7a96e635f7a7 5517 #define RTC_ALRMBR_HT_0 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5518 #define RTC_ALRMBR_HT_1 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5519 #define RTC_ALRMBR_HU ((uint32_t)0x000F0000)
schille 1:7a96e635f7a7 5520 #define RTC_ALRMBR_HU_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5521 #define RTC_ALRMBR_HU_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5522 #define RTC_ALRMBR_HU_2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5523 #define RTC_ALRMBR_HU_3 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5524 #define RTC_ALRMBR_MSK2 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5525 #define RTC_ALRMBR_MNT ((uint32_t)0x00007000)
schille 1:7a96e635f7a7 5526 #define RTC_ALRMBR_MNT_0 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5527 #define RTC_ALRMBR_MNT_1 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5528 #define RTC_ALRMBR_MNT_2 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5529 #define RTC_ALRMBR_MNU ((uint32_t)0x00000F00)
schille 1:7a96e635f7a7 5530 #define RTC_ALRMBR_MNU_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5531 #define RTC_ALRMBR_MNU_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5532 #define RTC_ALRMBR_MNU_2 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5533 #define RTC_ALRMBR_MNU_3 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5534 #define RTC_ALRMBR_MSK1 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5535 #define RTC_ALRMBR_ST ((uint32_t)0x00000070)
schille 1:7a96e635f7a7 5536 #define RTC_ALRMBR_ST_0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5537 #define RTC_ALRMBR_ST_1 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5538 #define RTC_ALRMBR_ST_2 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5539 #define RTC_ALRMBR_SU ((uint32_t)0x0000000F)
schille 1:7a96e635f7a7 5540 #define RTC_ALRMBR_SU_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5541 #define RTC_ALRMBR_SU_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5542 #define RTC_ALRMBR_SU_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5543 #define RTC_ALRMBR_SU_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5544
schille 1:7a96e635f7a7 5545 /******************** Bits definition for RTC_WPR register ******************/
schille 1:7a96e635f7a7 5546 #define RTC_WPR_KEY ((uint32_t)0x000000FF)
schille 1:7a96e635f7a7 5547
schille 1:7a96e635f7a7 5548 /******************** Bits definition for RTC_SSR register ******************/
schille 1:7a96e635f7a7 5549 #define RTC_SSR_SS ((uint32_t)0x0000FFFF)
schille 1:7a96e635f7a7 5550
schille 1:7a96e635f7a7 5551 /******************** Bits definition for RTC_SHIFTR register ***************/
schille 1:7a96e635f7a7 5552 #define RTC_SHIFTR_SUBFS ((uint32_t)0x00007FFF)
schille 1:7a96e635f7a7 5553 #define RTC_SHIFTR_ADD1S ((uint32_t)0x80000000)
schille 1:7a96e635f7a7 5554
schille 1:7a96e635f7a7 5555 /******************** Bits definition for RTC_TSTR register *****************/
schille 1:7a96e635f7a7 5556 #define RTC_TSTR_PM ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 5557 #define RTC_TSTR_HT ((uint32_t)0x00300000)
schille 1:7a96e635f7a7 5558 #define RTC_TSTR_HT_0 ((uint32_t)0x00100000)
schille 1:7a96e635f7a7 5559 #define RTC_TSTR_HT_1 ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 5560 #define RTC_TSTR_HU ((uint32_t)0x000F0000)
schille 1:7a96e635f7a7 5561 #define RTC_TSTR_HU_0 ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5562 #define RTC_TSTR_HU_1 ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5563 #define RTC_TSTR_HU_2 ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5564 #define RTC_TSTR_HU_3 ((uint32_t)0x00080000)
schille 1:7a96e635f7a7 5565 #define RTC_TSTR_MNT ((uint32_t)0x00007000)
schille 1:7a96e635f7a7 5566 #define RTC_TSTR_MNT_0 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5567 #define RTC_TSTR_MNT_1 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5568 #define RTC_TSTR_MNT_2 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5569 #define RTC_TSTR_MNU ((uint32_t)0x00000F00)
schille 1:7a96e635f7a7 5570 #define RTC_TSTR_MNU_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5571 #define RTC_TSTR_MNU_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5572 #define RTC_TSTR_MNU_2 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5573 #define RTC_TSTR_MNU_3 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5574 #define RTC_TSTR_ST ((uint32_t)0x00000070)
schille 1:7a96e635f7a7 5575 #define RTC_TSTR_ST_0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5576 #define RTC_TSTR_ST_1 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5577 #define RTC_TSTR_ST_2 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5578 #define RTC_TSTR_SU ((uint32_t)0x0000000F)
schille 1:7a96e635f7a7 5579 #define RTC_TSTR_SU_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5580 #define RTC_TSTR_SU_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5581 #define RTC_TSTR_SU_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5582 #define RTC_TSTR_SU_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5583
schille 1:7a96e635f7a7 5584 /******************** Bits definition for RTC_TSDR register *****************/
schille 1:7a96e635f7a7 5585 #define RTC_TSDR_WDU ((uint32_t)0x0000E000)
schille 1:7a96e635f7a7 5586 #define RTC_TSDR_WDU_0 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5587 #define RTC_TSDR_WDU_1 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5588 #define RTC_TSDR_WDU_2 ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5589 #define RTC_TSDR_MT ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5590 #define RTC_TSDR_MU ((uint32_t)0x00000F00)
schille 1:7a96e635f7a7 5591 #define RTC_TSDR_MU_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5592 #define RTC_TSDR_MU_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5593 #define RTC_TSDR_MU_2 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5594 #define RTC_TSDR_MU_3 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5595 #define RTC_TSDR_DT ((uint32_t)0x00000030)
schille 1:7a96e635f7a7 5596 #define RTC_TSDR_DT_0 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5597 #define RTC_TSDR_DT_1 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5598 #define RTC_TSDR_DU ((uint32_t)0x0000000F)
schille 1:7a96e635f7a7 5599 #define RTC_TSDR_DU_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5600 #define RTC_TSDR_DU_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5601 #define RTC_TSDR_DU_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5602 #define RTC_TSDR_DU_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5603
schille 1:7a96e635f7a7 5604 /******************** Bits definition for RTC_TSSSR register ****************/
schille 1:7a96e635f7a7 5605 #define RTC_TSSSR_SS ((uint32_t)0x0000FFFF)
schille 1:7a96e635f7a7 5606
schille 1:7a96e635f7a7 5607 /******************** Bits definition for RTC_CAL register *****************/
schille 1:7a96e635f7a7 5608 #define RTC_CALR_CALP ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5609 #define RTC_CALR_CALW8 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5610 #define RTC_CALR_CALW16 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5611 #define RTC_CALR_CALM ((uint32_t)0x000001FF)
schille 1:7a96e635f7a7 5612 #define RTC_CALR_CALM_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5613 #define RTC_CALR_CALM_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5614 #define RTC_CALR_CALM_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5615 #define RTC_CALR_CALM_3 ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 5616 #define RTC_CALR_CALM_4 ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 5617 #define RTC_CALR_CALM_5 ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 5618 #define RTC_CALR_CALM_6 ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 5619 #define RTC_CALR_CALM_7 ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5620 #define RTC_CALR_CALM_8 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5621
schille 1:7a96e635f7a7 5622 /******************** Bits definition for RTC_TAFCR register ****************/
schille 1:7a96e635f7a7 5623 #define RTC_TAFCR_ALARMOUTTYPE ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 5624 #define RTC_TAFCR_TSINSEL ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 5625 #define RTC_TAFCR_TAMPINSEL ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 5626 #define RTC_TAFCR_TAMPPUDIS ((uint32_t)0x00008000)
schille 1:7a96e635f7a7 5627 #define RTC_TAFCR_TAMPPRCH ((uint32_t)0x00006000)
schille 1:7a96e635f7a7 5628 #define RTC_TAFCR_TAMPPRCH_0 ((uint32_t)0x00002000)
schille 1:7a96e635f7a7 5629 #define RTC_TAFCR_TAMPPRCH_1 ((uint32_t)0x00004000)
schille 1:7a96e635f7a7 5630 #define RTC_TAFCR_TAMPFLT ((uint32_t)0x00001800)
schille 1:7a96e635f7a7 5631 #define RTC_TAFCR_TAMPFLT_0 ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 5632 #define RTC_TAFCR_TAMPFLT_1 ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 5633 #define RTC_TAFCR_TAMPFREQ ((uint32_t)0x00000700)
schille 1:7a96e635f7a7 5634 #define RTC_TAFCR_TAMPFREQ_0 ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 5635 #define RTC_TAFCR_TAMPFREQ_1 ((uint32_t)0x00000200)
schille 1:7a96e635f7a7 5636 #define RTC_TAFCR_TAMPFREQ_2 ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 5637 #define RTC_TAFCR_TAMPTS ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 5638 #define RTC_TAFCR_TAMPIE ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5639 #define RTC_TAFCR_TAMP1TRG ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5640 #define RTC_TAFCR_TAMP1E ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5641
schille 1:7a96e635f7a7 5642 /******************** Bits definition for RTC_ALRMASSR register *************/
schille 1:7a96e635f7a7 5643 #define RTC_ALRMASSR_MASKSS ((uint32_t)0x0F000000)
schille 1:7a96e635f7a7 5644 #define RTC_ALRMASSR_MASKSS_0 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 5645 #define RTC_ALRMASSR_MASKSS_1 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5646 #define RTC_ALRMASSR_MASKSS_2 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5647 #define RTC_ALRMASSR_MASKSS_3 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 5648 #define RTC_ALRMASSR_SS ((uint32_t)0x00007FFF)
schille 1:7a96e635f7a7 5649
schille 1:7a96e635f7a7 5650 /******************** Bits definition for RTC_ALRMBSSR register *************/
schille 1:7a96e635f7a7 5651 #define RTC_ALRMBSSR_MASKSS ((uint32_t)0x0F000000)
schille 1:7a96e635f7a7 5652 #define RTC_ALRMBSSR_MASKSS_0 ((uint32_t)0x01000000)
schille 1:7a96e635f7a7 5653 #define RTC_ALRMBSSR_MASKSS_1 ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 5654 #define RTC_ALRMBSSR_MASKSS_2 ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 5655 #define RTC_ALRMBSSR_MASKSS_3 ((uint32_t)0x08000000)
schille 1:7a96e635f7a7 5656 #define RTC_ALRMBSSR_SS ((uint32_t)0x00007FFF)
schille 1:7a96e635f7a7 5657
schille 1:7a96e635f7a7 5658 /******************** Bits definition for RTC_BKP0R register ****************/
schille 1:7a96e635f7a7 5659 #define RTC_BKP0R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5660
schille 1:7a96e635f7a7 5661 /******************** Bits definition for RTC_BKP1R register ****************/
schille 1:7a96e635f7a7 5662 #define RTC_BKP1R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5663
schille 1:7a96e635f7a7 5664 /******************** Bits definition for RTC_BKP2R register ****************/
schille 1:7a96e635f7a7 5665 #define RTC_BKP2R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5666
schille 1:7a96e635f7a7 5667 /******************** Bits definition for RTC_BKP3R register ****************/
schille 1:7a96e635f7a7 5668 #define RTC_BKP3R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5669
schille 1:7a96e635f7a7 5670 /******************** Bits definition for RTC_BKP4R register ****************/
schille 1:7a96e635f7a7 5671 #define RTC_BKP4R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5672
schille 1:7a96e635f7a7 5673 /******************** Bits definition for RTC_BKP5R register ****************/
schille 1:7a96e635f7a7 5674 #define RTC_BKP5R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5675
schille 1:7a96e635f7a7 5676 /******************** Bits definition for RTC_BKP6R register ****************/
schille 1:7a96e635f7a7 5677 #define RTC_BKP6R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5678
schille 1:7a96e635f7a7 5679 /******************** Bits definition for RTC_BKP7R register ****************/
schille 1:7a96e635f7a7 5680 #define RTC_BKP7R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5681
schille 1:7a96e635f7a7 5682 /******************** Bits definition for RTC_BKP8R register ****************/
schille 1:7a96e635f7a7 5683 #define RTC_BKP8R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5684
schille 1:7a96e635f7a7 5685 /******************** Bits definition for RTC_BKP9R register ****************/
schille 1:7a96e635f7a7 5686 #define RTC_BKP9R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5687
schille 1:7a96e635f7a7 5688 /******************** Bits definition for RTC_BKP10R register ***************/
schille 1:7a96e635f7a7 5689 #define RTC_BKP10R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5690
schille 1:7a96e635f7a7 5691 /******************** Bits definition for RTC_BKP11R register ***************/
schille 1:7a96e635f7a7 5692 #define RTC_BKP11R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5693
schille 1:7a96e635f7a7 5694 /******************** Bits definition for RTC_BKP12R register ***************/
schille 1:7a96e635f7a7 5695 #define RTC_BKP12R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5696
schille 1:7a96e635f7a7 5697 /******************** Bits definition for RTC_BKP13R register ***************/
schille 1:7a96e635f7a7 5698 #define RTC_BKP13R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5699
schille 1:7a96e635f7a7 5700 /******************** Bits definition for RTC_BKP14R register ***************/
schille 1:7a96e635f7a7 5701 #define RTC_BKP14R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5702
schille 1:7a96e635f7a7 5703 /******************** Bits definition for RTC_BKP15R register ***************/
schille 1:7a96e635f7a7 5704 #define RTC_BKP15R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5705
schille 1:7a96e635f7a7 5706 /******************** Bits definition for RTC_BKP16R register ***************/
schille 1:7a96e635f7a7 5707 #define RTC_BKP16R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5708
schille 1:7a96e635f7a7 5709 /******************** Bits definition for RTC_BKP17R register ***************/
schille 1:7a96e635f7a7 5710 #define RTC_BKP17R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5711
schille 1:7a96e635f7a7 5712 /******************** Bits definition for RTC_BKP18R register ***************/
schille 1:7a96e635f7a7 5713 #define RTC_BKP18R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5714
schille 1:7a96e635f7a7 5715 /******************** Bits definition for RTC_BKP19R register ***************/
schille 1:7a96e635f7a7 5716 #define RTC_BKP19R ((uint32_t)0xFFFFFFFF)
schille 1:7a96e635f7a7 5717
schille 1:7a96e635f7a7 5718
schille 1:7a96e635f7a7 5719 /******************************************************************************/
schille 1:7a96e635f7a7 5720 /* */
schille 1:7a96e635f7a7 5721 /* SD host Interface */
schille 1:7a96e635f7a7 5722 /* */
schille 1:7a96e635f7a7 5723 /******************************************************************************/
schille 1:7a96e635f7a7 5724 /****************** Bit definition for SDIO_POWER register ******************/
schille 1:7a96e635f7a7 5725 #define SDIO_POWER_PWRCTRL ((uint8_t)0x03) /*!<PWRCTRL[1:0] bits (Power supply control bits) */
schille 1:7a96e635f7a7 5726 #define SDIO_POWER_PWRCTRL_0 ((uint8_t)0x01) /*!<Bit 0 */
schille 1:7a96e635f7a7 5727 #define SDIO_POWER_PWRCTRL_1 ((uint8_t)0x02) /*!<Bit 1 */
schille 1:7a96e635f7a7 5728
schille 1:7a96e635f7a7 5729 /****************** Bit definition for SDIO_CLKCR register ******************/
schille 1:7a96e635f7a7 5730 #define SDIO_CLKCR_CLKDIV ((uint16_t)0x00FF) /*!<Clock divide factor */
schille 1:7a96e635f7a7 5731 #define SDIO_CLKCR_CLKEN ((uint16_t)0x0100) /*!<Clock enable bit */
schille 1:7a96e635f7a7 5732 #define SDIO_CLKCR_PWRSAV ((uint16_t)0x0200) /*!<Power saving configuration bit */
schille 1:7a96e635f7a7 5733 #define SDIO_CLKCR_BYPASS ((uint16_t)0x0400) /*!<Clock divider bypass enable bit */
schille 1:7a96e635f7a7 5734
schille 1:7a96e635f7a7 5735 #define SDIO_CLKCR_WIDBUS ((uint16_t)0x1800) /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
schille 1:7a96e635f7a7 5736 #define SDIO_CLKCR_WIDBUS_0 ((uint16_t)0x0800) /*!<Bit 0 */
schille 1:7a96e635f7a7 5737 #define SDIO_CLKCR_WIDBUS_1 ((uint16_t)0x1000) /*!<Bit 1 */
schille 1:7a96e635f7a7 5738
schille 1:7a96e635f7a7 5739 #define SDIO_CLKCR_NEGEDGE ((uint16_t)0x2000) /*!<SDIO_CK dephasing selection bit */
schille 1:7a96e635f7a7 5740 #define SDIO_CLKCR_HWFC_EN ((uint16_t)0x4000) /*!<HW Flow Control enable */
schille 1:7a96e635f7a7 5741
schille 1:7a96e635f7a7 5742 /******************* Bit definition for SDIO_ARG register *******************/
schille 1:7a96e635f7a7 5743 #define SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF) /*!<Command argument */
schille 1:7a96e635f7a7 5744
schille 1:7a96e635f7a7 5745 /******************* Bit definition for SDIO_CMD register *******************/
schille 1:7a96e635f7a7 5746 #define SDIO_CMD_CMDINDEX ((uint16_t)0x003F) /*!<Command Index */
schille 1:7a96e635f7a7 5747
schille 1:7a96e635f7a7 5748 #define SDIO_CMD_WAITRESP ((uint16_t)0x00C0) /*!<WAITRESP[1:0] bits (Wait for response bits) */
schille 1:7a96e635f7a7 5749 #define SDIO_CMD_WAITRESP_0 ((uint16_t)0x0040) /*!< Bit 0 */
schille 1:7a96e635f7a7 5750 #define SDIO_CMD_WAITRESP_1 ((uint16_t)0x0080) /*!< Bit 1 */
schille 1:7a96e635f7a7 5751
schille 1:7a96e635f7a7 5752 #define SDIO_CMD_WAITINT ((uint16_t)0x0100) /*!<CPSM Waits for Interrupt Request */
schille 1:7a96e635f7a7 5753 #define SDIO_CMD_WAITPEND ((uint16_t)0x0200) /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
schille 1:7a96e635f7a7 5754 #define SDIO_CMD_CPSMEN ((uint16_t)0x0400) /*!<Command path state machine (CPSM) Enable bit */
schille 1:7a96e635f7a7 5755 #define SDIO_CMD_SDIOSUSPEND ((uint16_t)0x0800) /*!<SD I/O suspend command */
schille 1:7a96e635f7a7 5756 #define SDIO_CMD_ENCMDCOMPL ((uint16_t)0x1000) /*!<Enable CMD completion */
schille 1:7a96e635f7a7 5757 #define SDIO_CMD_NIEN ((uint16_t)0x2000) /*!<Not Interrupt Enable */
schille 1:7a96e635f7a7 5758 #define SDIO_CMD_CEATACMD ((uint16_t)0x4000) /*!<CE-ATA command */
schille 1:7a96e635f7a7 5759
schille 1:7a96e635f7a7 5760 /***************** Bit definition for SDIO_RESPCMD register *****************/
schille 1:7a96e635f7a7 5761 #define SDIO_RESPCMD_RESPCMD ((uint8_t)0x3F) /*!<Response command index */
schille 1:7a96e635f7a7 5762
schille 1:7a96e635f7a7 5763 /****************** Bit definition for SDIO_RESP0 register ******************/
schille 1:7a96e635f7a7 5764 #define SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
schille 1:7a96e635f7a7 5765
schille 1:7a96e635f7a7 5766 /****************** Bit definition for SDIO_RESP1 register ******************/
schille 1:7a96e635f7a7 5767 #define SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
schille 1:7a96e635f7a7 5768
schille 1:7a96e635f7a7 5769 /****************** Bit definition for SDIO_RESP2 register ******************/
schille 1:7a96e635f7a7 5770 #define SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
schille 1:7a96e635f7a7 5771
schille 1:7a96e635f7a7 5772 /****************** Bit definition for SDIO_RESP3 register ******************/
schille 1:7a96e635f7a7 5773 #define SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
schille 1:7a96e635f7a7 5774
schille 1:7a96e635f7a7 5775 /****************** Bit definition for SDIO_RESP4 register ******************/
schille 1:7a96e635f7a7 5776 #define SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
schille 1:7a96e635f7a7 5777
schille 1:7a96e635f7a7 5778 /****************** Bit definition for SDIO_DTIMER register *****************/
schille 1:7a96e635f7a7 5779 #define SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF) /*!<Data timeout period. */
schille 1:7a96e635f7a7 5780
schille 1:7a96e635f7a7 5781 /****************** Bit definition for SDIO_DLEN register *******************/
schille 1:7a96e635f7a7 5782 #define SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF) /*!<Data length value */
schille 1:7a96e635f7a7 5783
schille 1:7a96e635f7a7 5784 /****************** Bit definition for SDIO_DCTRL register ******************/
schille 1:7a96e635f7a7 5785 #define SDIO_DCTRL_DTEN ((uint16_t)0x0001) /*!<Data transfer enabled bit */
schille 1:7a96e635f7a7 5786 #define SDIO_DCTRL_DTDIR ((uint16_t)0x0002) /*!<Data transfer direction selection */
schille 1:7a96e635f7a7 5787 #define SDIO_DCTRL_DTMODE ((uint16_t)0x0004) /*!<Data transfer mode selection */
schille 1:7a96e635f7a7 5788 #define SDIO_DCTRL_DMAEN ((uint16_t)0x0008) /*!<DMA enabled bit */
schille 1:7a96e635f7a7 5789
schille 1:7a96e635f7a7 5790 #define SDIO_DCTRL_DBLOCKSIZE ((uint16_t)0x00F0) /*!<DBLOCKSIZE[3:0] bits (Data block size) */
schille 1:7a96e635f7a7 5791 #define SDIO_DCTRL_DBLOCKSIZE_0 ((uint16_t)0x0010) /*!<Bit 0 */
schille 1:7a96e635f7a7 5792 #define SDIO_DCTRL_DBLOCKSIZE_1 ((uint16_t)0x0020) /*!<Bit 1 */
schille 1:7a96e635f7a7 5793 #define SDIO_DCTRL_DBLOCKSIZE_2 ((uint16_t)0x0040) /*!<Bit 2 */
schille 1:7a96e635f7a7 5794 #define SDIO_DCTRL_DBLOCKSIZE_3 ((uint16_t)0x0080) /*!<Bit 3 */
schille 1:7a96e635f7a7 5795
schille 1:7a96e635f7a7 5796 #define SDIO_DCTRL_RWSTART ((uint16_t)0x0100) /*!<Read wait start */
schille 1:7a96e635f7a7 5797 #define SDIO_DCTRL_RWSTOP ((uint16_t)0x0200) /*!<Read wait stop */
schille 1:7a96e635f7a7 5798 #define SDIO_DCTRL_RWMOD ((uint16_t)0x0400) /*!<Read wait mode */
schille 1:7a96e635f7a7 5799 #define SDIO_DCTRL_SDIOEN ((uint16_t)0x0800) /*!<SD I/O enable functions */
schille 1:7a96e635f7a7 5800
schille 1:7a96e635f7a7 5801 /****************** Bit definition for SDIO_DCOUNT register *****************/
schille 1:7a96e635f7a7 5802 #define SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF) /*!<Data count value */
schille 1:7a96e635f7a7 5803
schille 1:7a96e635f7a7 5804 /****************** Bit definition for SDIO_STA register ********************/
schille 1:7a96e635f7a7 5805 #define SDIO_STA_CCRCFAIL ((uint32_t)0x00000001) /*!<Command response received (CRC check failed) */
schille 1:7a96e635f7a7 5806 #define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002) /*!<Data block sent/received (CRC check failed) */
schille 1:7a96e635f7a7 5807 #define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004) /*!<Command response timeout */
schille 1:7a96e635f7a7 5808 #define SDIO_STA_DTIMEOUT ((uint32_t)0x00000008) /*!<Data timeout */
schille 1:7a96e635f7a7 5809 #define SDIO_STA_TXUNDERR ((uint32_t)0x00000010) /*!<Transmit FIFO underrun error */
schille 1:7a96e635f7a7 5810 #define SDIO_STA_RXOVERR ((uint32_t)0x00000020) /*!<Received FIFO overrun error */
schille 1:7a96e635f7a7 5811 #define SDIO_STA_CMDREND ((uint32_t)0x00000040) /*!<Command response received (CRC check passed) */
schille 1:7a96e635f7a7 5812 #define SDIO_STA_CMDSENT ((uint32_t)0x00000080) /*!<Command sent (no response required) */
schille 1:7a96e635f7a7 5813 #define SDIO_STA_DATAEND ((uint32_t)0x00000100) /*!<Data end (data counter, SDIDCOUNT, is zero) */
schille 1:7a96e635f7a7 5814 #define SDIO_STA_STBITERR ((uint32_t)0x00000200) /*!<Start bit not detected on all data signals in wide bus mode */
schille 1:7a96e635f7a7 5815 #define SDIO_STA_DBCKEND ((uint32_t)0x00000400) /*!<Data block sent/received (CRC check passed) */
schille 1:7a96e635f7a7 5816 #define SDIO_STA_CMDACT ((uint32_t)0x00000800) /*!<Command transfer in progress */
schille 1:7a96e635f7a7 5817 #define SDIO_STA_TXACT ((uint32_t)0x00001000) /*!<Data transmit in progress */
schille 1:7a96e635f7a7 5818 #define SDIO_STA_RXACT ((uint32_t)0x00002000) /*!<Data receive in progress */
schille 1:7a96e635f7a7 5819 #define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000) /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
schille 1:7a96e635f7a7 5820 #define SDIO_STA_RXFIFOHF ((uint32_t)0x00008000) /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
schille 1:7a96e635f7a7 5821 #define SDIO_STA_TXFIFOF ((uint32_t)0x00010000) /*!<Transmit FIFO full */
schille 1:7a96e635f7a7 5822 #define SDIO_STA_RXFIFOF ((uint32_t)0x00020000) /*!<Receive FIFO full */
schille 1:7a96e635f7a7 5823 #define SDIO_STA_TXFIFOE ((uint32_t)0x00040000) /*!<Transmit FIFO empty */
schille 1:7a96e635f7a7 5824 #define SDIO_STA_RXFIFOE ((uint32_t)0x00080000) /*!<Receive FIFO empty */
schille 1:7a96e635f7a7 5825 #define SDIO_STA_TXDAVL ((uint32_t)0x00100000) /*!<Data available in transmit FIFO */
schille 1:7a96e635f7a7 5826 #define SDIO_STA_RXDAVL ((uint32_t)0x00200000) /*!<Data available in receive FIFO */
schille 1:7a96e635f7a7 5827 #define SDIO_STA_SDIOIT ((uint32_t)0x00400000) /*!<SDIO interrupt received */
schille 1:7a96e635f7a7 5828 #define SDIO_STA_CEATAEND ((uint32_t)0x00800000) /*!<CE-ATA command completion signal received for CMD61 */
schille 1:7a96e635f7a7 5829
schille 1:7a96e635f7a7 5830 /******************* Bit definition for SDIO_ICR register *******************/
schille 1:7a96e635f7a7 5831 #define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001) /*!<CCRCFAIL flag clear bit */
schille 1:7a96e635f7a7 5832 #define SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002) /*!<DCRCFAIL flag clear bit */
schille 1:7a96e635f7a7 5833 #define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004) /*!<CTIMEOUT flag clear bit */
schille 1:7a96e635f7a7 5834 #define SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008) /*!<DTIMEOUT flag clear bit */
schille 1:7a96e635f7a7 5835 #define SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010) /*!<TXUNDERR flag clear bit */
schille 1:7a96e635f7a7 5836 #define SDIO_ICR_RXOVERRC ((uint32_t)0x00000020) /*!<RXOVERR flag clear bit */
schille 1:7a96e635f7a7 5837 #define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040) /*!<CMDREND flag clear bit */
schille 1:7a96e635f7a7 5838 #define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080) /*!<CMDSENT flag clear bit */
schille 1:7a96e635f7a7 5839 #define SDIO_ICR_DATAENDC ((uint32_t)0x00000100) /*!<DATAEND flag clear bit */
schille 1:7a96e635f7a7 5840 #define SDIO_ICR_STBITERRC ((uint32_t)0x00000200) /*!<STBITERR flag clear bit */
schille 1:7a96e635f7a7 5841 #define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400) /*!<DBCKEND flag clear bit */
schille 1:7a96e635f7a7 5842 #define SDIO_ICR_SDIOITC ((uint32_t)0x00400000) /*!<SDIOIT flag clear bit */
schille 1:7a96e635f7a7 5843 #define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000) /*!<CEATAEND flag clear bit */
schille 1:7a96e635f7a7 5844
schille 1:7a96e635f7a7 5845 /****************** Bit definition for SDIO_MASK register *******************/
schille 1:7a96e635f7a7 5846 #define SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001) /*!<Command CRC Fail Interrupt Enable */
schille 1:7a96e635f7a7 5847 #define SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002) /*!<Data CRC Fail Interrupt Enable */
schille 1:7a96e635f7a7 5848 #define SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004) /*!<Command TimeOut Interrupt Enable */
schille 1:7a96e635f7a7 5849 #define SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008) /*!<Data TimeOut Interrupt Enable */
schille 1:7a96e635f7a7 5850 #define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010) /*!<Tx FIFO UnderRun Error Interrupt Enable */
schille 1:7a96e635f7a7 5851 #define SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020) /*!<Rx FIFO OverRun Error Interrupt Enable */
schille 1:7a96e635f7a7 5852 #define SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040) /*!<Command Response Received Interrupt Enable */
schille 1:7a96e635f7a7 5853 #define SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080) /*!<Command Sent Interrupt Enable */
schille 1:7a96e635f7a7 5854 #define SDIO_MASK_DATAENDIE ((uint32_t)0x00000100) /*!<Data End Interrupt Enable */
schille 1:7a96e635f7a7 5855 #define SDIO_MASK_STBITERRIE ((uint32_t)0x00000200) /*!<Start Bit Error Interrupt Enable */
schille 1:7a96e635f7a7 5856 #define SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400) /*!<Data Block End Interrupt Enable */
schille 1:7a96e635f7a7 5857 #define SDIO_MASK_CMDACTIE ((uint32_t)0x00000800) /*!<CCommand Acting Interrupt Enable */
schille 1:7a96e635f7a7 5858 #define SDIO_MASK_TXACTIE ((uint32_t)0x00001000) /*!<Data Transmit Acting Interrupt Enable */
schille 1:7a96e635f7a7 5859 #define SDIO_MASK_RXACTIE ((uint32_t)0x00002000) /*!<Data receive acting interrupt enabled */
schille 1:7a96e635f7a7 5860 #define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000) /*!<Tx FIFO Half Empty interrupt Enable */
schille 1:7a96e635f7a7 5861 #define SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000) /*!<Rx FIFO Half Full interrupt Enable */
schille 1:7a96e635f7a7 5862 #define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000) /*!<Tx FIFO Full interrupt Enable */
schille 1:7a96e635f7a7 5863 #define SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000) /*!<Rx FIFO Full interrupt Enable */
schille 1:7a96e635f7a7 5864 #define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000) /*!<Tx FIFO Empty interrupt Enable */
schille 1:7a96e635f7a7 5865 #define SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000) /*!<Rx FIFO Empty interrupt Enable */
schille 1:7a96e635f7a7 5866 #define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000) /*!<Data available in Tx FIFO interrupt Enable */
schille 1:7a96e635f7a7 5867 #define SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000) /*!<Data available in Rx FIFO interrupt Enable */
schille 1:7a96e635f7a7 5868 #define SDIO_MASK_SDIOITIE ((uint32_t)0x00400000) /*!<SDIO Mode Interrupt Received interrupt Enable */
schille 1:7a96e635f7a7 5869 #define SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000) /*!<CE-ATA command completion signal received Interrupt Enable */
schille 1:7a96e635f7a7 5870
schille 1:7a96e635f7a7 5871 /***************** Bit definition for SDIO_FIFOCNT register *****************/
schille 1:7a96e635f7a7 5872 #define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF) /*!<Remaining number of words to be written to or read from the FIFO */
schille 1:7a96e635f7a7 5873
schille 1:7a96e635f7a7 5874 /****************** Bit definition for SDIO_FIFO register *******************/
schille 1:7a96e635f7a7 5875 #define SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF) /*!<Receive and transmit FIFO data */
schille 1:7a96e635f7a7 5876
schille 1:7a96e635f7a7 5877 /******************************************************************************/
schille 1:7a96e635f7a7 5878 /* */
schille 1:7a96e635f7a7 5879 /* Serial Peripheral Interface */
schille 1:7a96e635f7a7 5880 /* */
schille 1:7a96e635f7a7 5881 /******************************************************************************/
schille 1:7a96e635f7a7 5882 /******************* Bit definition for SPI_CR1 register ********************/
schille 1:7a96e635f7a7 5883 #define SPI_CR1_CPHA ((uint16_t)0x0001) /*!<Clock Phase */
schille 1:7a96e635f7a7 5884 #define SPI_CR1_CPOL ((uint16_t)0x0002) /*!<Clock Polarity */
schille 1:7a96e635f7a7 5885 #define SPI_CR1_MSTR ((uint16_t)0x0004) /*!<Master Selection */
schille 1:7a96e635f7a7 5886
schille 1:7a96e635f7a7 5887 #define SPI_CR1_BR ((uint16_t)0x0038) /*!<BR[2:0] bits (Baud Rate Control) */
schille 1:7a96e635f7a7 5888 #define SPI_CR1_BR_0 ((uint16_t)0x0008) /*!<Bit 0 */
schille 1:7a96e635f7a7 5889 #define SPI_CR1_BR_1 ((uint16_t)0x0010) /*!<Bit 1 */
schille 1:7a96e635f7a7 5890 #define SPI_CR1_BR_2 ((uint16_t)0x0020) /*!<Bit 2 */
schille 1:7a96e635f7a7 5891
schille 1:7a96e635f7a7 5892 #define SPI_CR1_SPE ((uint16_t)0x0040) /*!<SPI Enable */
schille 1:7a96e635f7a7 5893 #define SPI_CR1_LSBFIRST ((uint16_t)0x0080) /*!<Frame Format */
schille 1:7a96e635f7a7 5894 #define SPI_CR1_SSI ((uint16_t)0x0100) /*!<Internal slave select */
schille 1:7a96e635f7a7 5895 #define SPI_CR1_SSM ((uint16_t)0x0200) /*!<Software slave management */
schille 1:7a96e635f7a7 5896 #define SPI_CR1_RXONLY ((uint16_t)0x0400) /*!<Receive only */
schille 1:7a96e635f7a7 5897 #define SPI_CR1_DFF ((uint16_t)0x0800) /*!<Data Frame Format */
schille 1:7a96e635f7a7 5898 #define SPI_CR1_CRCNEXT ((uint16_t)0x1000) /*!<Transmit CRC next */
schille 1:7a96e635f7a7 5899 #define SPI_CR1_CRCEN ((uint16_t)0x2000) /*!<Hardware CRC calculation enable */
schille 1:7a96e635f7a7 5900 #define SPI_CR1_BIDIOE ((uint16_t)0x4000) /*!<Output enable in bidirectional mode */
schille 1:7a96e635f7a7 5901 #define SPI_CR1_BIDIMODE ((uint16_t)0x8000) /*!<Bidirectional data mode enable */
schille 1:7a96e635f7a7 5902
schille 1:7a96e635f7a7 5903 /******************* Bit definition for SPI_CR2 register ********************/
schille 1:7a96e635f7a7 5904 #define SPI_CR2_RXDMAEN ((uint8_t)0x01) /*!<Rx Buffer DMA Enable */
schille 1:7a96e635f7a7 5905 #define SPI_CR2_TXDMAEN ((uint8_t)0x02) /*!<Tx Buffer DMA Enable */
schille 1:7a96e635f7a7 5906 #define SPI_CR2_SSOE ((uint8_t)0x04) /*!<SS Output Enable */
schille 1:7a96e635f7a7 5907 #define SPI_CR2_ERRIE ((uint8_t)0x20) /*!<Error Interrupt Enable */
schille 1:7a96e635f7a7 5908 #define SPI_CR2_RXNEIE ((uint8_t)0x40) /*!<RX buffer Not Empty Interrupt Enable */
schille 1:7a96e635f7a7 5909 #define SPI_CR2_TXEIE ((uint8_t)0x80) /*!<Tx buffer Empty Interrupt Enable */
schille 1:7a96e635f7a7 5910
schille 1:7a96e635f7a7 5911 /******************** Bit definition for SPI_SR register ********************/
schille 1:7a96e635f7a7 5912 #define SPI_SR_RXNE ((uint8_t)0x01) /*!<Receive buffer Not Empty */
schille 1:7a96e635f7a7 5913 #define SPI_SR_TXE ((uint8_t)0x02) /*!<Transmit buffer Empty */
schille 1:7a96e635f7a7 5914 #define SPI_SR_CHSIDE ((uint8_t)0x04) /*!<Channel side */
schille 1:7a96e635f7a7 5915 #define SPI_SR_UDR ((uint8_t)0x08) /*!<Underrun flag */
schille 1:7a96e635f7a7 5916 #define SPI_SR_CRCERR ((uint8_t)0x10) /*!<CRC Error flag */
schille 1:7a96e635f7a7 5917 #define SPI_SR_MODF ((uint8_t)0x20) /*!<Mode fault */
schille 1:7a96e635f7a7 5918 #define SPI_SR_OVR ((uint8_t)0x40) /*!<Overrun flag */
schille 1:7a96e635f7a7 5919 #define SPI_SR_BSY ((uint8_t)0x80) /*!<Busy flag */
schille 1:7a96e635f7a7 5920
schille 1:7a96e635f7a7 5921 /******************** Bit definition for SPI_DR register ********************/
schille 1:7a96e635f7a7 5922 #define SPI_DR_DR ((uint16_t)0xFFFF) /*!<Data Register */
schille 1:7a96e635f7a7 5923
schille 1:7a96e635f7a7 5924 /******************* Bit definition for SPI_CRCPR register ******************/
schille 1:7a96e635f7a7 5925 #define SPI_CRCPR_CRCPOLY ((uint16_t)0xFFFF) /*!<CRC polynomial register */
schille 1:7a96e635f7a7 5926
schille 1:7a96e635f7a7 5927 /****************** Bit definition for SPI_RXCRCR register ******************/
schille 1:7a96e635f7a7 5928 #define SPI_RXCRCR_RXCRC ((uint16_t)0xFFFF) /*!<Rx CRC Register */
schille 1:7a96e635f7a7 5929
schille 1:7a96e635f7a7 5930 /****************** Bit definition for SPI_TXCRCR register ******************/
schille 1:7a96e635f7a7 5931 #define SPI_TXCRCR_TXCRC ((uint16_t)0xFFFF) /*!<Tx CRC Register */
schille 1:7a96e635f7a7 5932
schille 1:7a96e635f7a7 5933 /****************** Bit definition for SPI_I2SCFGR register *****************/
schille 1:7a96e635f7a7 5934 #define SPI_I2SCFGR_CHLEN ((uint16_t)0x0001) /*!<Channel length (number of bits per audio channel) */
schille 1:7a96e635f7a7 5935
schille 1:7a96e635f7a7 5936 #define SPI_I2SCFGR_DATLEN ((uint16_t)0x0006) /*!<DATLEN[1:0] bits (Data length to be transferred) */
schille 1:7a96e635f7a7 5937 #define SPI_I2SCFGR_DATLEN_0 ((uint16_t)0x0002) /*!<Bit 0 */
schille 1:7a96e635f7a7 5938 #define SPI_I2SCFGR_DATLEN_1 ((uint16_t)0x0004) /*!<Bit 1 */
schille 1:7a96e635f7a7 5939
schille 1:7a96e635f7a7 5940 #define SPI_I2SCFGR_CKPOL ((uint16_t)0x0008) /*!<steady state clock polarity */
schille 1:7a96e635f7a7 5941
schille 1:7a96e635f7a7 5942 #define SPI_I2SCFGR_I2SSTD ((uint16_t)0x0030) /*!<I2SSTD[1:0] bits (I2S standard selection) */
schille 1:7a96e635f7a7 5943 #define SPI_I2SCFGR_I2SSTD_0 ((uint16_t)0x0010) /*!<Bit 0 */
schille 1:7a96e635f7a7 5944 #define SPI_I2SCFGR_I2SSTD_1 ((uint16_t)0x0020) /*!<Bit 1 */
schille 1:7a96e635f7a7 5945
schille 1:7a96e635f7a7 5946 #define SPI_I2SCFGR_PCMSYNC ((uint16_t)0x0080) /*!<PCM frame synchronization */
schille 1:7a96e635f7a7 5947
schille 1:7a96e635f7a7 5948 #define SPI_I2SCFGR_I2SCFG ((uint16_t)0x0300) /*!<I2SCFG[1:0] bits (I2S configuration mode) */
schille 1:7a96e635f7a7 5949 #define SPI_I2SCFGR_I2SCFG_0 ((uint16_t)0x0100) /*!<Bit 0 */
schille 1:7a96e635f7a7 5950 #define SPI_I2SCFGR_I2SCFG_1 ((uint16_t)0x0200) /*!<Bit 1 */
schille 1:7a96e635f7a7 5951
schille 1:7a96e635f7a7 5952 #define SPI_I2SCFGR_I2SE ((uint16_t)0x0400) /*!<I2S Enable */
schille 1:7a96e635f7a7 5953 #define SPI_I2SCFGR_I2SMOD ((uint16_t)0x0800) /*!<I2S mode selection */
schille 1:7a96e635f7a7 5954
schille 1:7a96e635f7a7 5955 /****************** Bit definition for SPI_I2SPR register *******************/
schille 1:7a96e635f7a7 5956 #define SPI_I2SPR_I2SDIV ((uint16_t)0x00FF) /*!<I2S Linear prescaler */
schille 1:7a96e635f7a7 5957 #define SPI_I2SPR_ODD ((uint16_t)0x0100) /*!<Odd factor for the prescaler */
schille 1:7a96e635f7a7 5958 #define SPI_I2SPR_MCKOE ((uint16_t)0x0200) /*!<Master Clock Output Enable */
schille 1:7a96e635f7a7 5959
schille 1:7a96e635f7a7 5960 /******************************************************************************/
schille 1:7a96e635f7a7 5961 /* */
schille 1:7a96e635f7a7 5962 /* SYSCFG */
schille 1:7a96e635f7a7 5963 /* */
schille 1:7a96e635f7a7 5964 /******************************************************************************/
schille 1:7a96e635f7a7 5965 /****************** Bit definition for SYSCFG_MEMRMP register ***************/
schille 1:7a96e635f7a7 5966 #define SYSCFG_MEMRMP_MEM_MODE ((uint32_t)0x00000007) /*!< SYSCFG_Memory Remap Config */
schille 1:7a96e635f7a7 5967 #define SYSCFG_MEMRMP_MEM_MODE_0 ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 5968 #define SYSCFG_MEMRMP_MEM_MODE_1 ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 5969 #define SYSCFG_MEMRMP_MEM_MODE_2 ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 5970
schille 1:7a96e635f7a7 5971 #define SYSCFG_MEMRMP_UFB_MODE ((uint32_t)0x00000100) /*!< User Flash Bank mode */
schille 1:7a96e635f7a7 5972
schille 1:7a96e635f7a7 5973 /****************** Bit definition for SYSCFG_PMC register ******************/
schille 1:7a96e635f7a7 5974 #define SYSCFG_PMC_MII_RMII_SEL ((uint32_t)0x00800000) /*!<Ethernet PHY interface selection */
schille 1:7a96e635f7a7 5975 /* Old MII_RMII_SEL bit definition, maintained for legacy purpose */
schille 1:7a96e635f7a7 5976 #define SYSCFG_PMC_MII_RMII SYSCFG_PMC_MII_RMII_SEL
schille 1:7a96e635f7a7 5977
schille 1:7a96e635f7a7 5978 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
schille 1:7a96e635f7a7 5979 #define SYSCFG_EXTICR1_EXTI0 ((uint16_t)0x000F) /*!<EXTI 0 configuration */
schille 1:7a96e635f7a7 5980 #define SYSCFG_EXTICR1_EXTI1 ((uint16_t)0x00F0) /*!<EXTI 1 configuration */
schille 1:7a96e635f7a7 5981 #define SYSCFG_EXTICR1_EXTI2 ((uint16_t)0x0F00) /*!<EXTI 2 configuration */
schille 1:7a96e635f7a7 5982 #define SYSCFG_EXTICR1_EXTI3 ((uint16_t)0xF000) /*!<EXTI 3 configuration */
schille 1:7a96e635f7a7 5983 /**
schille 1:7a96e635f7a7 5984 * @brief EXTI0 configuration
schille 1:7a96e635f7a7 5985 */
schille 1:7a96e635f7a7 5986 #define SYSCFG_EXTICR1_EXTI0_PA ((uint16_t)0x0000) /*!<PA[0] pin */
schille 1:7a96e635f7a7 5987 #define SYSCFG_EXTICR1_EXTI0_PB ((uint16_t)0x0001) /*!<PB[0] pin */
schille 1:7a96e635f7a7 5988 #define SYSCFG_EXTICR1_EXTI0_PC ((uint16_t)0x0002) /*!<PC[0] pin */
schille 1:7a96e635f7a7 5989 #define SYSCFG_EXTICR1_EXTI0_PD ((uint16_t)0x0003) /*!<PD[0] pin */
schille 1:7a96e635f7a7 5990 #define SYSCFG_EXTICR1_EXTI0_PE ((uint16_t)0x0004) /*!<PE[0] pin */
schille 1:7a96e635f7a7 5991 #define SYSCFG_EXTICR1_EXTI0_PF ((uint16_t)0x0005) /*!<PF[0] pin */
schille 1:7a96e635f7a7 5992 #define SYSCFG_EXTICR1_EXTI0_PG ((uint16_t)0x0006) /*!<PG[0] pin */
schille 1:7a96e635f7a7 5993 #define SYSCFG_EXTICR1_EXTI0_PH ((uint16_t)0x0007) /*!<PH[0] pin */
schille 1:7a96e635f7a7 5994 #define SYSCFG_EXTICR1_EXTI0_PI ((uint16_t)0x0008) /*!<PI[0] pin */
schille 1:7a96e635f7a7 5995
schille 1:7a96e635f7a7 5996 /**
schille 1:7a96e635f7a7 5997 * @brief EXTI1 configuration
schille 1:7a96e635f7a7 5998 */
schille 1:7a96e635f7a7 5999 #define SYSCFG_EXTICR1_EXTI1_PA ((uint16_t)0x0000) /*!<PA[1] pin */
schille 1:7a96e635f7a7 6000 #define SYSCFG_EXTICR1_EXTI1_PB ((uint16_t)0x0010) /*!<PB[1] pin */
schille 1:7a96e635f7a7 6001 #define SYSCFG_EXTICR1_EXTI1_PC ((uint16_t)0x0020) /*!<PC[1] pin */
schille 1:7a96e635f7a7 6002 #define SYSCFG_EXTICR1_EXTI1_PD ((uint16_t)0x0030) /*!<PD[1] pin */
schille 1:7a96e635f7a7 6003 #define SYSCFG_EXTICR1_EXTI1_PE ((uint16_t)0x0040) /*!<PE[1] pin */
schille 1:7a96e635f7a7 6004 #define SYSCFG_EXTICR1_EXTI1_PF ((uint16_t)0x0050) /*!<PF[1] pin */
schille 1:7a96e635f7a7 6005 #define SYSCFG_EXTICR1_EXTI1_PG ((uint16_t)0x0060) /*!<PG[1] pin */
schille 1:7a96e635f7a7 6006 #define SYSCFG_EXTICR1_EXTI1_PH ((uint16_t)0x0070) /*!<PH[1] pin */
schille 1:7a96e635f7a7 6007 #define SYSCFG_EXTICR1_EXTI1_PI ((uint16_t)0x0080) /*!<PI[1] pin */
schille 1:7a96e635f7a7 6008
schille 1:7a96e635f7a7 6009 /**
schille 1:7a96e635f7a7 6010 * @brief EXTI2 configuration
schille 1:7a96e635f7a7 6011 */
schille 1:7a96e635f7a7 6012 #define SYSCFG_EXTICR1_EXTI2_PA ((uint16_t)0x0000) /*!<PA[2] pin */
schille 1:7a96e635f7a7 6013 #define SYSCFG_EXTICR1_EXTI2_PB ((uint16_t)0x0100) /*!<PB[2] pin */
schille 1:7a96e635f7a7 6014 #define SYSCFG_EXTICR1_EXTI2_PC ((uint16_t)0x0200) /*!<PC[2] pin */
schille 1:7a96e635f7a7 6015 #define SYSCFG_EXTICR1_EXTI2_PD ((uint16_t)0x0300) /*!<PD[2] pin */
schille 1:7a96e635f7a7 6016 #define SYSCFG_EXTICR1_EXTI2_PE ((uint16_t)0x0400) /*!<PE[2] pin */
schille 1:7a96e635f7a7 6017 #define SYSCFG_EXTICR1_EXTI2_PF ((uint16_t)0x0500) /*!<PF[2] pin */
schille 1:7a96e635f7a7 6018 #define SYSCFG_EXTICR1_EXTI2_PG ((uint16_t)0x0600) /*!<PG[2] pin */
schille 1:7a96e635f7a7 6019 #define SYSCFG_EXTICR1_EXTI2_PH ((uint16_t)0x0700) /*!<PH[2] pin */
schille 1:7a96e635f7a7 6020 #define SYSCFG_EXTICR1_EXTI2_PI ((uint16_t)0x0800) /*!<PI[2] pin */
schille 1:7a96e635f7a7 6021
schille 1:7a96e635f7a7 6022 /**
schille 1:7a96e635f7a7 6023 * @brief EXTI3 configuration
schille 1:7a96e635f7a7 6024 */
schille 1:7a96e635f7a7 6025 #define SYSCFG_EXTICR1_EXTI3_PA ((uint16_t)0x0000) /*!<PA[3] pin */
schille 1:7a96e635f7a7 6026 #define SYSCFG_EXTICR1_EXTI3_PB ((uint16_t)0x1000) /*!<PB[3] pin */
schille 1:7a96e635f7a7 6027 #define SYSCFG_EXTICR1_EXTI3_PC ((uint16_t)0x2000) /*!<PC[3] pin */
schille 1:7a96e635f7a7 6028 #define SYSCFG_EXTICR1_EXTI3_PD ((uint16_t)0x3000) /*!<PD[3] pin */
schille 1:7a96e635f7a7 6029 #define SYSCFG_EXTICR1_EXTI3_PE ((uint16_t)0x4000) /*!<PE[3] pin */
schille 1:7a96e635f7a7 6030 #define SYSCFG_EXTICR1_EXTI3_PF ((uint16_t)0x5000) /*!<PF[3] pin */
schille 1:7a96e635f7a7 6031 #define SYSCFG_EXTICR1_EXTI3_PG ((uint16_t)0x6000) /*!<PG[3] pin */
schille 1:7a96e635f7a7 6032 #define SYSCFG_EXTICR1_EXTI3_PH ((uint16_t)0x7000) /*!<PH[3] pin */
schille 1:7a96e635f7a7 6033 #define SYSCFG_EXTICR1_EXTI3_PI ((uint16_t)0x8000) /*!<PI[3] pin */
schille 1:7a96e635f7a7 6034
schille 1:7a96e635f7a7 6035 /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
schille 1:7a96e635f7a7 6036 #define SYSCFG_EXTICR2_EXTI4 ((uint16_t)0x000F) /*!<EXTI 4 configuration */
schille 1:7a96e635f7a7 6037 #define SYSCFG_EXTICR2_EXTI5 ((uint16_t)0x00F0) /*!<EXTI 5 configuration */
schille 1:7a96e635f7a7 6038 #define SYSCFG_EXTICR2_EXTI6 ((uint16_t)0x0F00) /*!<EXTI 6 configuration */
schille 1:7a96e635f7a7 6039 #define SYSCFG_EXTICR2_EXTI7 ((uint16_t)0xF000) /*!<EXTI 7 configuration */
schille 1:7a96e635f7a7 6040 /**
schille 1:7a96e635f7a7 6041 * @brief EXTI4 configuration
schille 1:7a96e635f7a7 6042 */
schille 1:7a96e635f7a7 6043 #define SYSCFG_EXTICR2_EXTI4_PA ((uint16_t)0x0000) /*!<PA[4] pin */
schille 1:7a96e635f7a7 6044 #define SYSCFG_EXTICR2_EXTI4_PB ((uint16_t)0x0001) /*!<PB[4] pin */
schille 1:7a96e635f7a7 6045 #define SYSCFG_EXTICR2_EXTI4_PC ((uint16_t)0x0002) /*!<PC[4] pin */
schille 1:7a96e635f7a7 6046 #define SYSCFG_EXTICR2_EXTI4_PD ((uint16_t)0x0003) /*!<PD[4] pin */
schille 1:7a96e635f7a7 6047 #define SYSCFG_EXTICR2_EXTI4_PE ((uint16_t)0x0004) /*!<PE[4] pin */
schille 1:7a96e635f7a7 6048 #define SYSCFG_EXTICR2_EXTI4_PF ((uint16_t)0x0005) /*!<PF[4] pin */
schille 1:7a96e635f7a7 6049 #define SYSCFG_EXTICR2_EXTI4_PG ((uint16_t)0x0006) /*!<PG[4] pin */
schille 1:7a96e635f7a7 6050 #define SYSCFG_EXTICR2_EXTI4_PH ((uint16_t)0x0007) /*!<PH[4] pin */
schille 1:7a96e635f7a7 6051 #define SYSCFG_EXTICR2_EXTI4_PI ((uint16_t)0x0008) /*!<PI[4] pin */
schille 1:7a96e635f7a7 6052
schille 1:7a96e635f7a7 6053 /**
schille 1:7a96e635f7a7 6054 * @brief EXTI5 configuration
schille 1:7a96e635f7a7 6055 */
schille 1:7a96e635f7a7 6056 #define SYSCFG_EXTICR2_EXTI5_PA ((uint16_t)0x0000) /*!<PA[5] pin */
schille 1:7a96e635f7a7 6057 #define SYSCFG_EXTICR2_EXTI5_PB ((uint16_t)0x0010) /*!<PB[5] pin */
schille 1:7a96e635f7a7 6058 #define SYSCFG_EXTICR2_EXTI5_PC ((uint16_t)0x0020) /*!<PC[5] pin */
schille 1:7a96e635f7a7 6059 #define SYSCFG_EXTICR2_EXTI5_PD ((uint16_t)0x0030) /*!<PD[5] pin */
schille 1:7a96e635f7a7 6060 #define SYSCFG_EXTICR2_EXTI5_PE ((uint16_t)0x0040) /*!<PE[5] pin */
schille 1:7a96e635f7a7 6061 #define SYSCFG_EXTICR2_EXTI5_PF ((uint16_t)0x0050) /*!<PF[5] pin */
schille 1:7a96e635f7a7 6062 #define SYSCFG_EXTICR2_EXTI5_PG ((uint16_t)0x0060) /*!<PG[5] pin */
schille 1:7a96e635f7a7 6063 #define SYSCFG_EXTICR2_EXTI5_PH ((uint16_t)0x0070) /*!<PH[5] pin */
schille 1:7a96e635f7a7 6064 #define SYSCFG_EXTICR2_EXTI5_PI ((uint16_t)0x0080) /*!<PI[5] pin */
schille 1:7a96e635f7a7 6065
schille 1:7a96e635f7a7 6066 /**
schille 1:7a96e635f7a7 6067 * @brief EXTI6 configuration
schille 1:7a96e635f7a7 6068 */
schille 1:7a96e635f7a7 6069 #define SYSCFG_EXTICR2_EXTI6_PA ((uint16_t)0x0000) /*!<PA[6] pin */
schille 1:7a96e635f7a7 6070 #define SYSCFG_EXTICR2_EXTI6_PB ((uint16_t)0x0100) /*!<PB[6] pin */
schille 1:7a96e635f7a7 6071 #define SYSCFG_EXTICR2_EXTI6_PC ((uint16_t)0x0200) /*!<PC[6] pin */
schille 1:7a96e635f7a7 6072 #define SYSCFG_EXTICR2_EXTI6_PD ((uint16_t)0x0300) /*!<PD[6] pin */
schille 1:7a96e635f7a7 6073 #define SYSCFG_EXTICR2_EXTI6_PE ((uint16_t)0x0400) /*!<PE[6] pin */
schille 1:7a96e635f7a7 6074 #define SYSCFG_EXTICR2_EXTI6_PF ((uint16_t)0x0500) /*!<PF[6] pin */
schille 1:7a96e635f7a7 6075 #define SYSCFG_EXTICR2_EXTI6_PG ((uint16_t)0x0600) /*!<PG[6] pin */
schille 1:7a96e635f7a7 6076 #define SYSCFG_EXTICR2_EXTI6_PH ((uint16_t)0x0700) /*!<PH[6] pin */
schille 1:7a96e635f7a7 6077 #define SYSCFG_EXTICR2_EXTI6_PI ((uint16_t)0x0800) /*!<PI[6] pin */
schille 1:7a96e635f7a7 6078
schille 1:7a96e635f7a7 6079 /**
schille 1:7a96e635f7a7 6080 * @brief EXTI7 configuration
schille 1:7a96e635f7a7 6081 */
schille 1:7a96e635f7a7 6082 #define SYSCFG_EXTICR2_EXTI7_PA ((uint16_t)0x0000) /*!<PA[7] pin */
schille 1:7a96e635f7a7 6083 #define SYSCFG_EXTICR2_EXTI7_PB ((uint16_t)0x1000) /*!<PB[7] pin */
schille 1:7a96e635f7a7 6084 #define SYSCFG_EXTICR2_EXTI7_PC ((uint16_t)0x2000) /*!<PC[7] pin */
schille 1:7a96e635f7a7 6085 #define SYSCFG_EXTICR2_EXTI7_PD ((uint16_t)0x3000) /*!<PD[7] pin */
schille 1:7a96e635f7a7 6086 #define SYSCFG_EXTICR2_EXTI7_PE ((uint16_t)0x4000) /*!<PE[7] pin */
schille 1:7a96e635f7a7 6087 #define SYSCFG_EXTICR2_EXTI7_PF ((uint16_t)0x5000) /*!<PF[7] pin */
schille 1:7a96e635f7a7 6088 #define SYSCFG_EXTICR2_EXTI7_PG ((uint16_t)0x6000) /*!<PG[7] pin */
schille 1:7a96e635f7a7 6089 #define SYSCFG_EXTICR2_EXTI7_PH ((uint16_t)0x7000) /*!<PH[7] pin */
schille 1:7a96e635f7a7 6090 #define SYSCFG_EXTICR2_EXTI7_PI ((uint16_t)0x8000) /*!<PI[7] pin */
schille 1:7a96e635f7a7 6091
schille 1:7a96e635f7a7 6092 /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
schille 1:7a96e635f7a7 6093 #define SYSCFG_EXTICR3_EXTI8 ((uint16_t)0x000F) /*!<EXTI 8 configuration */
schille 1:7a96e635f7a7 6094 #define SYSCFG_EXTICR3_EXTI9 ((uint16_t)0x00F0) /*!<EXTI 9 configuration */
schille 1:7a96e635f7a7 6095 #define SYSCFG_EXTICR3_EXTI10 ((uint16_t)0x0F00) /*!<EXTI 10 configuration */
schille 1:7a96e635f7a7 6096 #define SYSCFG_EXTICR3_EXTI11 ((uint16_t)0xF000) /*!<EXTI 11 configuration */
schille 1:7a96e635f7a7 6097
schille 1:7a96e635f7a7 6098 /**
schille 1:7a96e635f7a7 6099 * @brief EXTI8 configuration
schille 1:7a96e635f7a7 6100 */
schille 1:7a96e635f7a7 6101 #define SYSCFG_EXTICR3_EXTI8_PA ((uint16_t)0x0000) /*!<PA[8] pin */
schille 1:7a96e635f7a7 6102 #define SYSCFG_EXTICR3_EXTI8_PB ((uint16_t)0x0001) /*!<PB[8] pin */
schille 1:7a96e635f7a7 6103 #define SYSCFG_EXTICR3_EXTI8_PC ((uint16_t)0x0002) /*!<PC[8] pin */
schille 1:7a96e635f7a7 6104 #define SYSCFG_EXTICR3_EXTI8_PD ((uint16_t)0x0003) /*!<PD[8] pin */
schille 1:7a96e635f7a7 6105 #define SYSCFG_EXTICR3_EXTI8_PE ((uint16_t)0x0004) /*!<PE[8] pin */
schille 1:7a96e635f7a7 6106 #define SYSCFG_EXTICR3_EXTI8_PF ((uint16_t)0x0005) /*!<PF[8] pin */
schille 1:7a96e635f7a7 6107 #define SYSCFG_EXTICR3_EXTI8_PG ((uint16_t)0x0006) /*!<PG[8] pin */
schille 1:7a96e635f7a7 6108 #define SYSCFG_EXTICR3_EXTI8_PH ((uint16_t)0x0007) /*!<PH[8] pin */
schille 1:7a96e635f7a7 6109 #define SYSCFG_EXTICR3_EXTI8_PI ((uint16_t)0x0008) /*!<PI[8] pin */
schille 1:7a96e635f7a7 6110
schille 1:7a96e635f7a7 6111 /**
schille 1:7a96e635f7a7 6112 * @brief EXTI9 configuration
schille 1:7a96e635f7a7 6113 */
schille 1:7a96e635f7a7 6114 #define SYSCFG_EXTICR3_EXTI9_PA ((uint16_t)0x0000) /*!<PA[9] pin */
schille 1:7a96e635f7a7 6115 #define SYSCFG_EXTICR3_EXTI9_PB ((uint16_t)0x0010) /*!<PB[9] pin */
schille 1:7a96e635f7a7 6116 #define SYSCFG_EXTICR3_EXTI9_PC ((uint16_t)0x0020) /*!<PC[9] pin */
schille 1:7a96e635f7a7 6117 #define SYSCFG_EXTICR3_EXTI9_PD ((uint16_t)0x0030) /*!<PD[9] pin */
schille 1:7a96e635f7a7 6118 #define SYSCFG_EXTICR3_EXTI9_PE ((uint16_t)0x0040) /*!<PE[9] pin */
schille 1:7a96e635f7a7 6119 #define SYSCFG_EXTICR3_EXTI9_PF ((uint16_t)0x0050) /*!<PF[9] pin */
schille 1:7a96e635f7a7 6120 #define SYSCFG_EXTICR3_EXTI9_PG ((uint16_t)0x0060) /*!<PG[9] pin */
schille 1:7a96e635f7a7 6121 #define SYSCFG_EXTICR3_EXTI9_PH ((uint16_t)0x0070) /*!<PH[9] pin */
schille 1:7a96e635f7a7 6122 #define SYSCFG_EXTICR3_EXTI9_PI ((uint16_t)0x0080) /*!<PI[9] pin */
schille 1:7a96e635f7a7 6123
schille 1:7a96e635f7a7 6124 /**
schille 1:7a96e635f7a7 6125 * @brief EXTI10 configuration
schille 1:7a96e635f7a7 6126 */
schille 1:7a96e635f7a7 6127 #define SYSCFG_EXTICR3_EXTI10_PA ((uint16_t)0x0000) /*!<PA[10] pin */
schille 1:7a96e635f7a7 6128 #define SYSCFG_EXTICR3_EXTI10_PB ((uint16_t)0x0100) /*!<PB[10] pin */
schille 1:7a96e635f7a7 6129 #define SYSCFG_EXTICR3_EXTI10_PC ((uint16_t)0x0200) /*!<PC[10] pin */
schille 1:7a96e635f7a7 6130 #define SYSCFG_EXTICR3_EXTI10_PD ((uint16_t)0x0300) /*!<PD[10] pin */
schille 1:7a96e635f7a7 6131 #define SYSCFG_EXTICR3_EXTI10_PE ((uint16_t)0x0400) /*!<PE[10] pin */
schille 1:7a96e635f7a7 6132 #define SYSCFG_EXTICR3_EXTI10_PF ((uint16_t)0x0500) /*!<PF[10] pin */
schille 1:7a96e635f7a7 6133 #define SYSCFG_EXTICR3_EXTI10_PG ((uint16_t)0x0600) /*!<PG[10] pin */
schille 1:7a96e635f7a7 6134 #define SYSCFG_EXTICR3_EXTI10_PH ((uint16_t)0x0700) /*!<PH[10] pin */
schille 1:7a96e635f7a7 6135 #define SYSCFG_EXTICR3_EXTI10_PI ((uint16_t)0x0800) /*!<PI[10] pin */
schille 1:7a96e635f7a7 6136
schille 1:7a96e635f7a7 6137 /**
schille 1:7a96e635f7a7 6138 * @brief EXTI11 configuration
schille 1:7a96e635f7a7 6139 */
schille 1:7a96e635f7a7 6140 #define SYSCFG_EXTICR3_EXTI11_PA ((uint16_t)0x0000) /*!<PA[11] pin */
schille 1:7a96e635f7a7 6141 #define SYSCFG_EXTICR3_EXTI11_PB ((uint16_t)0x1000) /*!<PB[11] pin */
schille 1:7a96e635f7a7 6142 #define SYSCFG_EXTICR3_EXTI11_PC ((uint16_t)0x2000) /*!<PC[11] pin */
schille 1:7a96e635f7a7 6143 #define SYSCFG_EXTICR3_EXTI11_PD ((uint16_t)0x3000) /*!<PD[11] pin */
schille 1:7a96e635f7a7 6144 #define SYSCFG_EXTICR3_EXTI11_PE ((uint16_t)0x4000) /*!<PE[11] pin */
schille 1:7a96e635f7a7 6145 #define SYSCFG_EXTICR3_EXTI11_PF ((uint16_t)0x5000) /*!<PF[11] pin */
schille 1:7a96e635f7a7 6146 #define SYSCFG_EXTICR3_EXTI11_PG ((uint16_t)0x6000) /*!<PG[11] pin */
schille 1:7a96e635f7a7 6147 #define SYSCFG_EXTICR3_EXTI11_PH ((uint16_t)0x7000) /*!<PH[11] pin */
schille 1:7a96e635f7a7 6148 #define SYSCFG_EXTICR3_EXTI11_PI ((uint16_t)0x8000) /*!<PI[11] pin */
schille 1:7a96e635f7a7 6149
schille 1:7a96e635f7a7 6150 /***************** Bit definition for SYSCFG_EXTICR4 register ***************/
schille 1:7a96e635f7a7 6151 #define SYSCFG_EXTICR4_EXTI12 ((uint16_t)0x000F) /*!<EXTI 12 configuration */
schille 1:7a96e635f7a7 6152 #define SYSCFG_EXTICR4_EXTI13 ((uint16_t)0x00F0) /*!<EXTI 13 configuration */
schille 1:7a96e635f7a7 6153 #define SYSCFG_EXTICR4_EXTI14 ((uint16_t)0x0F00) /*!<EXTI 14 configuration */
schille 1:7a96e635f7a7 6154 #define SYSCFG_EXTICR4_EXTI15 ((uint16_t)0xF000) /*!<EXTI 15 configuration */
schille 1:7a96e635f7a7 6155 /**
schille 1:7a96e635f7a7 6156 * @brief EXTI12 configuration
schille 1:7a96e635f7a7 6157 */
schille 1:7a96e635f7a7 6158 #define SYSCFG_EXTICR4_EXTI12_PA ((uint16_t)0x0000) /*!<PA[12] pin */
schille 1:7a96e635f7a7 6159 #define SYSCFG_EXTICR4_EXTI12_PB ((uint16_t)0x0001) /*!<PB[12] pin */
schille 1:7a96e635f7a7 6160 #define SYSCFG_EXTICR4_EXTI12_PC ((uint16_t)0x0002) /*!<PC[12] pin */
schille 1:7a96e635f7a7 6161 #define SYSCFG_EXTICR4_EXTI12_PD ((uint16_t)0x0003) /*!<PD[12] pin */
schille 1:7a96e635f7a7 6162 #define SYSCFG_EXTICR4_EXTI12_PE ((uint16_t)0x0004) /*!<PE[12] pin */
schille 1:7a96e635f7a7 6163 #define SYSCFG_EXTICR4_EXTI12_PF ((uint16_t)0x0005) /*!<PF[12] pin */
schille 1:7a96e635f7a7 6164 #define SYSCFG_EXTICR4_EXTI12_PG ((uint16_t)0x0006) /*!<PG[12] pin */
schille 1:7a96e635f7a7 6165 #define SYSCFG_EXTICR4_EXTI12_PH ((uint16_t)0x0007) /*!<PH[12] pin */
schille 1:7a96e635f7a7 6166
schille 1:7a96e635f7a7 6167 /**
schille 1:7a96e635f7a7 6168 * @brief EXTI13 configuration
schille 1:7a96e635f7a7 6169 */
schille 1:7a96e635f7a7 6170 #define SYSCFG_EXTICR4_EXTI13_PA ((uint16_t)0x0000) /*!<PA[13] pin */
schille 1:7a96e635f7a7 6171 #define SYSCFG_EXTICR4_EXTI13_PB ((uint16_t)0x0010) /*!<PB[13] pin */
schille 1:7a96e635f7a7 6172 #define SYSCFG_EXTICR4_EXTI13_PC ((uint16_t)0x0020) /*!<PC[13] pin */
schille 1:7a96e635f7a7 6173 #define SYSCFG_EXTICR4_EXTI13_PD ((uint16_t)0x0030) /*!<PD[13] pin */
schille 1:7a96e635f7a7 6174 #define SYSCFG_EXTICR4_EXTI13_PE ((uint16_t)0x0040) /*!<PE[13] pin */
schille 1:7a96e635f7a7 6175 #define SYSCFG_EXTICR4_EXTI13_PF ((uint16_t)0x0050) /*!<PF[13] pin */
schille 1:7a96e635f7a7 6176 #define SYSCFG_EXTICR4_EXTI13_PG ((uint16_t)0x0060) /*!<PG[13] pin */
schille 1:7a96e635f7a7 6177 #define SYSCFG_EXTICR4_EXTI13_PH ((uint16_t)0x0070) /*!<PH[13] pin */
schille 1:7a96e635f7a7 6178
schille 1:7a96e635f7a7 6179 /**
schille 1:7a96e635f7a7 6180 * @brief EXTI14 configuration
schille 1:7a96e635f7a7 6181 */
schille 1:7a96e635f7a7 6182 #define SYSCFG_EXTICR4_EXTI14_PA ((uint16_t)0x0000) /*!<PA[14] pin */
schille 1:7a96e635f7a7 6183 #define SYSCFG_EXTICR4_EXTI14_PB ((uint16_t)0x0100) /*!<PB[14] pin */
schille 1:7a96e635f7a7 6184 #define SYSCFG_EXTICR4_EXTI14_PC ((uint16_t)0x0200) /*!<PC[14] pin */
schille 1:7a96e635f7a7 6185 #define SYSCFG_EXTICR4_EXTI14_PD ((uint16_t)0x0300) /*!<PD[14] pin */
schille 1:7a96e635f7a7 6186 #define SYSCFG_EXTICR4_EXTI14_PE ((uint16_t)0x0400) /*!<PE[14] pin */
schille 1:7a96e635f7a7 6187 #define SYSCFG_EXTICR4_EXTI14_PF ((uint16_t)0x0500) /*!<PF[14] pin */
schille 1:7a96e635f7a7 6188 #define SYSCFG_EXTICR4_EXTI14_PG ((uint16_t)0x0600) /*!<PG[14] pin */
schille 1:7a96e635f7a7 6189 #define SYSCFG_EXTICR4_EXTI14_PH ((uint16_t)0x0700) /*!<PH[14] pin */
schille 1:7a96e635f7a7 6190
schille 1:7a96e635f7a7 6191 /**
schille 1:7a96e635f7a7 6192 * @brief EXTI15 configuration
schille 1:7a96e635f7a7 6193 */
schille 1:7a96e635f7a7 6194 #define SYSCFG_EXTICR4_EXTI15_PA ((uint16_t)0x0000) /*!<PA[15] pin */
schille 1:7a96e635f7a7 6195 #define SYSCFG_EXTICR4_EXTI15_PB ((uint16_t)0x1000) /*!<PB[15] pin */
schille 1:7a96e635f7a7 6196 #define SYSCFG_EXTICR4_EXTI15_PC ((uint16_t)0x2000) /*!<PC[15] pin */
schille 1:7a96e635f7a7 6197 #define SYSCFG_EXTICR4_EXTI15_PD ((uint16_t)0x3000) /*!<PD[15] pin */
schille 1:7a96e635f7a7 6198 #define SYSCFG_EXTICR4_EXTI15_PE ((uint16_t)0x4000) /*!<PE[15] pin */
schille 1:7a96e635f7a7 6199 #define SYSCFG_EXTICR4_EXTI15_PF ((uint16_t)0x5000) /*!<PF[15] pin */
schille 1:7a96e635f7a7 6200 #define SYSCFG_EXTICR4_EXTI15_PG ((uint16_t)0x6000) /*!<PG[15] pin */
schille 1:7a96e635f7a7 6201 #define SYSCFG_EXTICR4_EXTI15_PH ((uint16_t)0x7000) /*!<PH[15] pin */
schille 1:7a96e635f7a7 6202
schille 1:7a96e635f7a7 6203 /****************** Bit definition for SYSCFG_CMPCR register ****************/
schille 1:7a96e635f7a7 6204 #define SYSCFG_CMPCR_CMP_PD ((uint32_t)0x00000001) /*!<Compensation cell ready flag */
schille 1:7a96e635f7a7 6205 #define SYSCFG_CMPCR_READY ((uint32_t)0x00000100) /*!<Compensation cell power-down */
schille 1:7a96e635f7a7 6206
schille 1:7a96e635f7a7 6207 /******************************************************************************/
schille 1:7a96e635f7a7 6208 /* */
schille 1:7a96e635f7a7 6209 /* TIM */
schille 1:7a96e635f7a7 6210 /* */
schille 1:7a96e635f7a7 6211 /******************************************************************************/
schille 1:7a96e635f7a7 6212 /******************* Bit definition for TIM_CR1 register ********************/
schille 1:7a96e635f7a7 6213 #define TIM_CR1_CEN ((uint16_t)0x0001) /*!<Counter enable */
schille 1:7a96e635f7a7 6214 #define TIM_CR1_UDIS ((uint16_t)0x0002) /*!<Update disable */
schille 1:7a96e635f7a7 6215 #define TIM_CR1_URS ((uint16_t)0x0004) /*!<Update request source */
schille 1:7a96e635f7a7 6216 #define TIM_CR1_OPM ((uint16_t)0x0008) /*!<One pulse mode */
schille 1:7a96e635f7a7 6217 #define TIM_CR1_DIR ((uint16_t)0x0010) /*!<Direction */
schille 1:7a96e635f7a7 6218
schille 1:7a96e635f7a7 6219 #define TIM_CR1_CMS ((uint16_t)0x0060) /*!<CMS[1:0] bits (Center-aligned mode selection) */
schille 1:7a96e635f7a7 6220 #define TIM_CR1_CMS_0 ((uint16_t)0x0020) /*!<Bit 0 */
schille 1:7a96e635f7a7 6221 #define TIM_CR1_CMS_1 ((uint16_t)0x0040) /*!<Bit 1 */
schille 1:7a96e635f7a7 6222
schille 1:7a96e635f7a7 6223 #define TIM_CR1_ARPE ((uint16_t)0x0080) /*!<Auto-reload preload enable */
schille 1:7a96e635f7a7 6224
schille 1:7a96e635f7a7 6225 #define TIM_CR1_CKD ((uint16_t)0x0300) /*!<CKD[1:0] bits (clock division) */
schille 1:7a96e635f7a7 6226 #define TIM_CR1_CKD_0 ((uint16_t)0x0100) /*!<Bit 0 */
schille 1:7a96e635f7a7 6227 #define TIM_CR1_CKD_1 ((uint16_t)0x0200) /*!<Bit 1 */
schille 1:7a96e635f7a7 6228
schille 1:7a96e635f7a7 6229 /******************* Bit definition for TIM_CR2 register ********************/
schille 1:7a96e635f7a7 6230 #define TIM_CR2_CCPC ((uint16_t)0x0001) /*!<Capture/Compare Preloaded Control */
schille 1:7a96e635f7a7 6231 #define TIM_CR2_CCUS ((uint16_t)0x0004) /*!<Capture/Compare Control Update Selection */
schille 1:7a96e635f7a7 6232 #define TIM_CR2_CCDS ((uint16_t)0x0008) /*!<Capture/Compare DMA Selection */
schille 1:7a96e635f7a7 6233
schille 1:7a96e635f7a7 6234 #define TIM_CR2_MMS ((uint16_t)0x0070) /*!<MMS[2:0] bits (Master Mode Selection) */
schille 1:7a96e635f7a7 6235 #define TIM_CR2_MMS_0 ((uint16_t)0x0010) /*!<Bit 0 */
schille 1:7a96e635f7a7 6236 #define TIM_CR2_MMS_1 ((uint16_t)0x0020) /*!<Bit 1 */
schille 1:7a96e635f7a7 6237 #define TIM_CR2_MMS_2 ((uint16_t)0x0040) /*!<Bit 2 */
schille 1:7a96e635f7a7 6238
schille 1:7a96e635f7a7 6239 #define TIM_CR2_TI1S ((uint16_t)0x0080) /*!<TI1 Selection */
schille 1:7a96e635f7a7 6240 #define TIM_CR2_OIS1 ((uint16_t)0x0100) /*!<Output Idle state 1 (OC1 output) */
schille 1:7a96e635f7a7 6241 #define TIM_CR2_OIS1N ((uint16_t)0x0200) /*!<Output Idle state 1 (OC1N output) */
schille 1:7a96e635f7a7 6242 #define TIM_CR2_OIS2 ((uint16_t)0x0400) /*!<Output Idle state 2 (OC2 output) */
schille 1:7a96e635f7a7 6243 #define TIM_CR2_OIS2N ((uint16_t)0x0800) /*!<Output Idle state 2 (OC2N output) */
schille 1:7a96e635f7a7 6244 #define TIM_CR2_OIS3 ((uint16_t)0x1000) /*!<Output Idle state 3 (OC3 output) */
schille 1:7a96e635f7a7 6245 #define TIM_CR2_OIS3N ((uint16_t)0x2000) /*!<Output Idle state 3 (OC3N output) */
schille 1:7a96e635f7a7 6246 #define TIM_CR2_OIS4 ((uint16_t)0x4000) /*!<Output Idle state 4 (OC4 output) */
schille 1:7a96e635f7a7 6247
schille 1:7a96e635f7a7 6248 /******************* Bit definition for TIM_SMCR register *******************/
schille 1:7a96e635f7a7 6249 #define TIM_SMCR_SMS ((uint16_t)0x0007) /*!<SMS[2:0] bits (Slave mode selection) */
schille 1:7a96e635f7a7 6250 #define TIM_SMCR_SMS_0 ((uint16_t)0x0001) /*!<Bit 0 */
schille 1:7a96e635f7a7 6251 #define TIM_SMCR_SMS_1 ((uint16_t)0x0002) /*!<Bit 1 */
schille 1:7a96e635f7a7 6252 #define TIM_SMCR_SMS_2 ((uint16_t)0x0004) /*!<Bit 2 */
schille 1:7a96e635f7a7 6253
schille 1:7a96e635f7a7 6254 #define TIM_SMCR_TS ((uint16_t)0x0070) /*!<TS[2:0] bits (Trigger selection) */
schille 1:7a96e635f7a7 6255 #define TIM_SMCR_TS_0 ((uint16_t)0x0010) /*!<Bit 0 */
schille 1:7a96e635f7a7 6256 #define TIM_SMCR_TS_1 ((uint16_t)0x0020) /*!<Bit 1 */
schille 1:7a96e635f7a7 6257 #define TIM_SMCR_TS_2 ((uint16_t)0x0040) /*!<Bit 2 */
schille 1:7a96e635f7a7 6258
schille 1:7a96e635f7a7 6259 #define TIM_SMCR_MSM ((uint16_t)0x0080) /*!<Master/slave mode */
schille 1:7a96e635f7a7 6260
schille 1:7a96e635f7a7 6261 #define TIM_SMCR_ETF ((uint16_t)0x0F00) /*!<ETF[3:0] bits (External trigger filter) */
schille 1:7a96e635f7a7 6262 #define TIM_SMCR_ETF_0 ((uint16_t)0x0100) /*!<Bit 0 */
schille 1:7a96e635f7a7 6263 #define TIM_SMCR_ETF_1 ((uint16_t)0x0200) /*!<Bit 1 */
schille 1:7a96e635f7a7 6264 #define TIM_SMCR_ETF_2 ((uint16_t)0x0400) /*!<Bit 2 */
schille 1:7a96e635f7a7 6265 #define TIM_SMCR_ETF_3 ((uint16_t)0x0800) /*!<Bit 3 */
schille 1:7a96e635f7a7 6266
schille 1:7a96e635f7a7 6267 #define TIM_SMCR_ETPS ((uint16_t)0x3000) /*!<ETPS[1:0] bits (External trigger prescaler) */
schille 1:7a96e635f7a7 6268 #define TIM_SMCR_ETPS_0 ((uint16_t)0x1000) /*!<Bit 0 */
schille 1:7a96e635f7a7 6269 #define TIM_SMCR_ETPS_1 ((uint16_t)0x2000) /*!<Bit 1 */
schille 1:7a96e635f7a7 6270
schille 1:7a96e635f7a7 6271 #define TIM_SMCR_ECE ((uint16_t)0x4000) /*!<External clock enable */
schille 1:7a96e635f7a7 6272 #define TIM_SMCR_ETP ((uint16_t)0x8000) /*!<External trigger polarity */
schille 1:7a96e635f7a7 6273
schille 1:7a96e635f7a7 6274 /******************* Bit definition for TIM_DIER register *******************/
schille 1:7a96e635f7a7 6275 #define TIM_DIER_UIE ((uint16_t)0x0001) /*!<Update interrupt enable */
schille 1:7a96e635f7a7 6276 #define TIM_DIER_CC1IE ((uint16_t)0x0002) /*!<Capture/Compare 1 interrupt enable */
schille 1:7a96e635f7a7 6277 #define TIM_DIER_CC2IE ((uint16_t)0x0004) /*!<Capture/Compare 2 interrupt enable */
schille 1:7a96e635f7a7 6278 #define TIM_DIER_CC3IE ((uint16_t)0x0008) /*!<Capture/Compare 3 interrupt enable */
schille 1:7a96e635f7a7 6279 #define TIM_DIER_CC4IE ((uint16_t)0x0010) /*!<Capture/Compare 4 interrupt enable */
schille 1:7a96e635f7a7 6280 #define TIM_DIER_COMIE ((uint16_t)0x0020) /*!<COM interrupt enable */
schille 1:7a96e635f7a7 6281 #define TIM_DIER_TIE ((uint16_t)0x0040) /*!<Trigger interrupt enable */
schille 1:7a96e635f7a7 6282 #define TIM_DIER_BIE ((uint16_t)0x0080) /*!<Break interrupt enable */
schille 1:7a96e635f7a7 6283 #define TIM_DIER_UDE ((uint16_t)0x0100) /*!<Update DMA request enable */
schille 1:7a96e635f7a7 6284 #define TIM_DIER_CC1DE ((uint16_t)0x0200) /*!<Capture/Compare 1 DMA request enable */
schille 1:7a96e635f7a7 6285 #define TIM_DIER_CC2DE ((uint16_t)0x0400) /*!<Capture/Compare 2 DMA request enable */
schille 1:7a96e635f7a7 6286 #define TIM_DIER_CC3DE ((uint16_t)0x0800) /*!<Capture/Compare 3 DMA request enable */
schille 1:7a96e635f7a7 6287 #define TIM_DIER_CC4DE ((uint16_t)0x1000) /*!<Capture/Compare 4 DMA request enable */
schille 1:7a96e635f7a7 6288 #define TIM_DIER_COMDE ((uint16_t)0x2000) /*!<COM DMA request enable */
schille 1:7a96e635f7a7 6289 #define TIM_DIER_TDE ((uint16_t)0x4000) /*!<Trigger DMA request enable */
schille 1:7a96e635f7a7 6290
schille 1:7a96e635f7a7 6291 /******************** Bit definition for TIM_SR register ********************/
schille 1:7a96e635f7a7 6292 #define TIM_SR_UIF ((uint16_t)0x0001) /*!<Update interrupt Flag */
schille 1:7a96e635f7a7 6293 #define TIM_SR_CC1IF ((uint16_t)0x0002) /*!<Capture/Compare 1 interrupt Flag */
schille 1:7a96e635f7a7 6294 #define TIM_SR_CC2IF ((uint16_t)0x0004) /*!<Capture/Compare 2 interrupt Flag */
schille 1:7a96e635f7a7 6295 #define TIM_SR_CC3IF ((uint16_t)0x0008) /*!<Capture/Compare 3 interrupt Flag */
schille 1:7a96e635f7a7 6296 #define TIM_SR_CC4IF ((uint16_t)0x0010) /*!<Capture/Compare 4 interrupt Flag */
schille 1:7a96e635f7a7 6297 #define TIM_SR_COMIF ((uint16_t)0x0020) /*!<COM interrupt Flag */
schille 1:7a96e635f7a7 6298 #define TIM_SR_TIF ((uint16_t)0x0040) /*!<Trigger interrupt Flag */
schille 1:7a96e635f7a7 6299 #define TIM_SR_BIF ((uint16_t)0x0080) /*!<Break interrupt Flag */
schille 1:7a96e635f7a7 6300 #define TIM_SR_CC1OF ((uint16_t)0x0200) /*!<Capture/Compare 1 Overcapture Flag */
schille 1:7a96e635f7a7 6301 #define TIM_SR_CC2OF ((uint16_t)0x0400) /*!<Capture/Compare 2 Overcapture Flag */
schille 1:7a96e635f7a7 6302 #define TIM_SR_CC3OF ((uint16_t)0x0800) /*!<Capture/Compare 3 Overcapture Flag */
schille 1:7a96e635f7a7 6303 #define TIM_SR_CC4OF ((uint16_t)0x1000) /*!<Capture/Compare 4 Overcapture Flag */
schille 1:7a96e635f7a7 6304
schille 1:7a96e635f7a7 6305 /******************* Bit definition for TIM_EGR register ********************/
schille 1:7a96e635f7a7 6306 #define TIM_EGR_UG ((uint8_t)0x01) /*!<Update Generation */
schille 1:7a96e635f7a7 6307 #define TIM_EGR_CC1G ((uint8_t)0x02) /*!<Capture/Compare 1 Generation */
schille 1:7a96e635f7a7 6308 #define TIM_EGR_CC2G ((uint8_t)0x04) /*!<Capture/Compare 2 Generation */
schille 1:7a96e635f7a7 6309 #define TIM_EGR_CC3G ((uint8_t)0x08) /*!<Capture/Compare 3 Generation */
schille 1:7a96e635f7a7 6310 #define TIM_EGR_CC4G ((uint8_t)0x10) /*!<Capture/Compare 4 Generation */
schille 1:7a96e635f7a7 6311 #define TIM_EGR_COMG ((uint8_t)0x20) /*!<Capture/Compare Control Update Generation */
schille 1:7a96e635f7a7 6312 #define TIM_EGR_TG ((uint8_t)0x40) /*!<Trigger Generation */
schille 1:7a96e635f7a7 6313 #define TIM_EGR_BG ((uint8_t)0x80) /*!<Break Generation */
schille 1:7a96e635f7a7 6314
schille 1:7a96e635f7a7 6315 /****************** Bit definition for TIM_CCMR1 register *******************/
schille 1:7a96e635f7a7 6316 #define TIM_CCMR1_CC1S ((uint16_t)0x0003) /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
schille 1:7a96e635f7a7 6317 #define TIM_CCMR1_CC1S_0 ((uint16_t)0x0001) /*!<Bit 0 */
schille 1:7a96e635f7a7 6318 #define TIM_CCMR1_CC1S_1 ((uint16_t)0x0002) /*!<Bit 1 */
schille 1:7a96e635f7a7 6319
schille 1:7a96e635f7a7 6320 #define TIM_CCMR1_OC1FE ((uint16_t)0x0004) /*!<Output Compare 1 Fast enable */
schille 1:7a96e635f7a7 6321 #define TIM_CCMR1_OC1PE ((uint16_t)0x0008) /*!<Output Compare 1 Preload enable */
schille 1:7a96e635f7a7 6322
schille 1:7a96e635f7a7 6323 #define TIM_CCMR1_OC1M ((uint16_t)0x0070) /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
schille 1:7a96e635f7a7 6324 #define TIM_CCMR1_OC1M_0 ((uint16_t)0x0010) /*!<Bit 0 */
schille 1:7a96e635f7a7 6325 #define TIM_CCMR1_OC1M_1 ((uint16_t)0x0020) /*!<Bit 1 */
schille 1:7a96e635f7a7 6326 #define TIM_CCMR1_OC1M_2 ((uint16_t)0x0040) /*!<Bit 2 */
schille 1:7a96e635f7a7 6327
schille 1:7a96e635f7a7 6328 #define TIM_CCMR1_OC1CE ((uint16_t)0x0080) /*!<Output Compare 1Clear Enable */
schille 1:7a96e635f7a7 6329
schille 1:7a96e635f7a7 6330 #define TIM_CCMR1_CC2S ((uint16_t)0x0300) /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
schille 1:7a96e635f7a7 6331 #define TIM_CCMR1_CC2S_0 ((uint16_t)0x0100) /*!<Bit 0 */
schille 1:7a96e635f7a7 6332 #define TIM_CCMR1_CC2S_1 ((uint16_t)0x0200) /*!<Bit 1 */
schille 1:7a96e635f7a7 6333
schille 1:7a96e635f7a7 6334 #define TIM_CCMR1_OC2FE ((uint16_t)0x0400) /*!<Output Compare 2 Fast enable */
schille 1:7a96e635f7a7 6335 #define TIM_CCMR1_OC2PE ((uint16_t)0x0800) /*!<Output Compare 2 Preload enable */
schille 1:7a96e635f7a7 6336
schille 1:7a96e635f7a7 6337 #define TIM_CCMR1_OC2M ((uint16_t)0x7000) /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
schille 1:7a96e635f7a7 6338 #define TIM_CCMR1_OC2M_0 ((uint16_t)0x1000) /*!<Bit 0 */
schille 1:7a96e635f7a7 6339 #define TIM_CCMR1_OC2M_1 ((uint16_t)0x2000) /*!<Bit 1 */
schille 1:7a96e635f7a7 6340 #define TIM_CCMR1_OC2M_2 ((uint16_t)0x4000) /*!<Bit 2 */
schille 1:7a96e635f7a7 6341
schille 1:7a96e635f7a7 6342 #define TIM_CCMR1_OC2CE ((uint16_t)0x8000) /*!<Output Compare 2 Clear Enable */
schille 1:7a96e635f7a7 6343
schille 1:7a96e635f7a7 6344 /*----------------------------------------------------------------------------*/
schille 1:7a96e635f7a7 6345
schille 1:7a96e635f7a7 6346 #define TIM_CCMR1_IC1PSC ((uint16_t)0x000C) /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
schille 1:7a96e635f7a7 6347 #define TIM_CCMR1_IC1PSC_0 ((uint16_t)0x0004) /*!<Bit 0 */
schille 1:7a96e635f7a7 6348 #define TIM_CCMR1_IC1PSC_1 ((uint16_t)0x0008) /*!<Bit 1 */
schille 1:7a96e635f7a7 6349
schille 1:7a96e635f7a7 6350 #define TIM_CCMR1_IC1F ((uint16_t)0x00F0) /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
schille 1:7a96e635f7a7 6351 #define TIM_CCMR1_IC1F_0 ((uint16_t)0x0010) /*!<Bit 0 */
schille 1:7a96e635f7a7 6352 #define TIM_CCMR1_IC1F_1 ((uint16_t)0x0020) /*!<Bit 1 */
schille 1:7a96e635f7a7 6353 #define TIM_CCMR1_IC1F_2 ((uint16_t)0x0040) /*!<Bit 2 */
schille 1:7a96e635f7a7 6354 #define TIM_CCMR1_IC1F_3 ((uint16_t)0x0080) /*!<Bit 3 */
schille 1:7a96e635f7a7 6355
schille 1:7a96e635f7a7 6356 #define TIM_CCMR1_IC2PSC ((uint16_t)0x0C00) /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
schille 1:7a96e635f7a7 6357 #define TIM_CCMR1_IC2PSC_0 ((uint16_t)0x0400) /*!<Bit 0 */
schille 1:7a96e635f7a7 6358 #define TIM_CCMR1_IC2PSC_1 ((uint16_t)0x0800) /*!<Bit 1 */
schille 1:7a96e635f7a7 6359
schille 1:7a96e635f7a7 6360 #define TIM_CCMR1_IC2F ((uint16_t)0xF000) /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
schille 1:7a96e635f7a7 6361 #define TIM_CCMR1_IC2F_0 ((uint16_t)0x1000) /*!<Bit 0 */
schille 1:7a96e635f7a7 6362 #define TIM_CCMR1_IC2F_1 ((uint16_t)0x2000) /*!<Bit 1 */
schille 1:7a96e635f7a7 6363 #define TIM_CCMR1_IC2F_2 ((uint16_t)0x4000) /*!<Bit 2 */
schille 1:7a96e635f7a7 6364 #define TIM_CCMR1_IC2F_3 ((uint16_t)0x8000) /*!<Bit 3 */
schille 1:7a96e635f7a7 6365
schille 1:7a96e635f7a7 6366 /****************** Bit definition for TIM_CCMR2 register *******************/
schille 1:7a96e635f7a7 6367 #define TIM_CCMR2_CC3S ((uint16_t)0x0003) /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
schille 1:7a96e635f7a7 6368 #define TIM_CCMR2_CC3S_0 ((uint16_t)0x0001) /*!<Bit 0 */
schille 1:7a96e635f7a7 6369 #define TIM_CCMR2_CC3S_1 ((uint16_t)0x0002) /*!<Bit 1 */
schille 1:7a96e635f7a7 6370
schille 1:7a96e635f7a7 6371 #define TIM_CCMR2_OC3FE ((uint16_t)0x0004) /*!<Output Compare 3 Fast enable */
schille 1:7a96e635f7a7 6372 #define TIM_CCMR2_OC3PE ((uint16_t)0x0008) /*!<Output Compare 3 Preload enable */
schille 1:7a96e635f7a7 6373
schille 1:7a96e635f7a7 6374 #define TIM_CCMR2_OC3M ((uint16_t)0x0070) /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
schille 1:7a96e635f7a7 6375 #define TIM_CCMR2_OC3M_0 ((uint16_t)0x0010) /*!<Bit 0 */
schille 1:7a96e635f7a7 6376 #define TIM_CCMR2_OC3M_1 ((uint16_t)0x0020) /*!<Bit 1 */
schille 1:7a96e635f7a7 6377 #define TIM_CCMR2_OC3M_2 ((uint16_t)0x0040) /*!<Bit 2 */
schille 1:7a96e635f7a7 6378
schille 1:7a96e635f7a7 6379 #define TIM_CCMR2_OC3CE ((uint16_t)0x0080) /*!<Output Compare 3 Clear Enable */
schille 1:7a96e635f7a7 6380
schille 1:7a96e635f7a7 6381 #define TIM_CCMR2_CC4S ((uint16_t)0x0300) /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
schille 1:7a96e635f7a7 6382 #define TIM_CCMR2_CC4S_0 ((uint16_t)0x0100) /*!<Bit 0 */
schille 1:7a96e635f7a7 6383 #define TIM_CCMR2_CC4S_1 ((uint16_t)0x0200) /*!<Bit 1 */
schille 1:7a96e635f7a7 6384
schille 1:7a96e635f7a7 6385 #define TIM_CCMR2_OC4FE ((uint16_t)0x0400) /*!<Output Compare 4 Fast enable */
schille 1:7a96e635f7a7 6386 #define TIM_CCMR2_OC4PE ((uint16_t)0x0800) /*!<Output Compare 4 Preload enable */
schille 1:7a96e635f7a7 6387
schille 1:7a96e635f7a7 6388 #define TIM_CCMR2_OC4M ((uint16_t)0x7000) /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
schille 1:7a96e635f7a7 6389 #define TIM_CCMR2_OC4M_0 ((uint16_t)0x1000) /*!<Bit 0 */
schille 1:7a96e635f7a7 6390 #define TIM_CCMR2_OC4M_1 ((uint16_t)0x2000) /*!<Bit 1 */
schille 1:7a96e635f7a7 6391 #define TIM_CCMR2_OC4M_2 ((uint16_t)0x4000) /*!<Bit 2 */
schille 1:7a96e635f7a7 6392
schille 1:7a96e635f7a7 6393 #define TIM_CCMR2_OC4CE ((uint16_t)0x8000) /*!<Output Compare 4 Clear Enable */
schille 1:7a96e635f7a7 6394
schille 1:7a96e635f7a7 6395 /*----------------------------------------------------------------------------*/
schille 1:7a96e635f7a7 6396
schille 1:7a96e635f7a7 6397 #define TIM_CCMR2_IC3PSC ((uint16_t)0x000C) /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
schille 1:7a96e635f7a7 6398 #define TIM_CCMR2_IC3PSC_0 ((uint16_t)0x0004) /*!<Bit 0 */
schille 1:7a96e635f7a7 6399 #define TIM_CCMR2_IC3PSC_1 ((uint16_t)0x0008) /*!<Bit 1 */
schille 1:7a96e635f7a7 6400
schille 1:7a96e635f7a7 6401 #define TIM_CCMR2_IC3F ((uint16_t)0x00F0) /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
schille 1:7a96e635f7a7 6402 #define TIM_CCMR2_IC3F_0 ((uint16_t)0x0010) /*!<Bit 0 */
schille 1:7a96e635f7a7 6403 #define TIM_CCMR2_IC3F_1 ((uint16_t)0x0020) /*!<Bit 1 */
schille 1:7a96e635f7a7 6404 #define TIM_CCMR2_IC3F_2 ((uint16_t)0x0040) /*!<Bit 2 */
schille 1:7a96e635f7a7 6405 #define TIM_CCMR2_IC3F_3 ((uint16_t)0x0080) /*!<Bit 3 */
schille 1:7a96e635f7a7 6406
schille 1:7a96e635f7a7 6407 #define TIM_CCMR2_IC4PSC ((uint16_t)0x0C00) /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
schille 1:7a96e635f7a7 6408 #define TIM_CCMR2_IC4PSC_0 ((uint16_t)0x0400) /*!<Bit 0 */
schille 1:7a96e635f7a7 6409 #define TIM_CCMR2_IC4PSC_1 ((uint16_t)0x0800) /*!<Bit 1 */
schille 1:7a96e635f7a7 6410
schille 1:7a96e635f7a7 6411 #define TIM_CCMR2_IC4F ((uint16_t)0xF000) /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
schille 1:7a96e635f7a7 6412 #define TIM_CCMR2_IC4F_0 ((uint16_t)0x1000) /*!<Bit 0 */
schille 1:7a96e635f7a7 6413 #define TIM_CCMR2_IC4F_1 ((uint16_t)0x2000) /*!<Bit 1 */
schille 1:7a96e635f7a7 6414 #define TIM_CCMR2_IC4F_2 ((uint16_t)0x4000) /*!<Bit 2 */
schille 1:7a96e635f7a7 6415 #define TIM_CCMR2_IC4F_3 ((uint16_t)0x8000) /*!<Bit 3 */
schille 1:7a96e635f7a7 6416
schille 1:7a96e635f7a7 6417 /******************* Bit definition for TIM_CCER register *******************/
schille 1:7a96e635f7a7 6418 #define TIM_CCER_CC1E ((uint16_t)0x0001) /*!<Capture/Compare 1 output enable */
schille 1:7a96e635f7a7 6419 #define TIM_CCER_CC1P ((uint16_t)0x0002) /*!<Capture/Compare 1 output Polarity */
schille 1:7a96e635f7a7 6420 #define TIM_CCER_CC1NE ((uint16_t)0x0004) /*!<Capture/Compare 1 Complementary output enable */
schille 1:7a96e635f7a7 6421 #define TIM_CCER_CC1NP ((uint16_t)0x0008) /*!<Capture/Compare 1 Complementary output Polarity */
schille 1:7a96e635f7a7 6422 #define TIM_CCER_CC2E ((uint16_t)0x0010) /*!<Capture/Compare 2 output enable */
schille 1:7a96e635f7a7 6423 #define TIM_CCER_CC2P ((uint16_t)0x0020) /*!<Capture/Compare 2 output Polarity */
schille 1:7a96e635f7a7 6424 #define TIM_CCER_CC2NE ((uint16_t)0x0040) /*!<Capture/Compare 2 Complementary output enable */
schille 1:7a96e635f7a7 6425 #define TIM_CCER_CC2NP ((uint16_t)0x0080) /*!<Capture/Compare 2 Complementary output Polarity */
schille 1:7a96e635f7a7 6426 #define TIM_CCER_CC3E ((uint16_t)0x0100) /*!<Capture/Compare 3 output enable */
schille 1:7a96e635f7a7 6427 #define TIM_CCER_CC3P ((uint16_t)0x0200) /*!<Capture/Compare 3 output Polarity */
schille 1:7a96e635f7a7 6428 #define TIM_CCER_CC3NE ((uint16_t)0x0400) /*!<Capture/Compare 3 Complementary output enable */
schille 1:7a96e635f7a7 6429 #define TIM_CCER_CC3NP ((uint16_t)0x0800) /*!<Capture/Compare 3 Complementary output Polarity */
schille 1:7a96e635f7a7 6430 #define TIM_CCER_CC4E ((uint16_t)0x1000) /*!<Capture/Compare 4 output enable */
schille 1:7a96e635f7a7 6431 #define TIM_CCER_CC4P ((uint16_t)0x2000) /*!<Capture/Compare 4 output Polarity */
schille 1:7a96e635f7a7 6432 #define TIM_CCER_CC4NP ((uint16_t)0x8000) /*!<Capture/Compare 4 Complementary output Polarity */
schille 1:7a96e635f7a7 6433
schille 1:7a96e635f7a7 6434 /******************* Bit definition for TIM_CNT register ********************/
schille 1:7a96e635f7a7 6435 #define TIM_CNT_CNT ((uint16_t)0xFFFF) /*!<Counter Value */
schille 1:7a96e635f7a7 6436
schille 1:7a96e635f7a7 6437 /******************* Bit definition for TIM_PSC register ********************/
schille 1:7a96e635f7a7 6438 #define TIM_PSC_PSC ((uint16_t)0xFFFF) /*!<Prescaler Value */
schille 1:7a96e635f7a7 6439
schille 1:7a96e635f7a7 6440 /******************* Bit definition for TIM_ARR register ********************/
schille 1:7a96e635f7a7 6441 #define TIM_ARR_ARR ((uint16_t)0xFFFF) /*!<actual auto-reload Value */
schille 1:7a96e635f7a7 6442
schille 1:7a96e635f7a7 6443 /******************* Bit definition for TIM_RCR register ********************/
schille 1:7a96e635f7a7 6444 #define TIM_RCR_REP ((uint8_t)0xFF) /*!<Repetition Counter Value */
schille 1:7a96e635f7a7 6445
schille 1:7a96e635f7a7 6446 /******************* Bit definition for TIM_CCR1 register *******************/
schille 1:7a96e635f7a7 6447 #define TIM_CCR1_CCR1 ((uint16_t)0xFFFF) /*!<Capture/Compare 1 Value */
schille 1:7a96e635f7a7 6448
schille 1:7a96e635f7a7 6449 /******************* Bit definition for TIM_CCR2 register *******************/
schille 1:7a96e635f7a7 6450 #define TIM_CCR2_CCR2 ((uint16_t)0xFFFF) /*!<Capture/Compare 2 Value */
schille 1:7a96e635f7a7 6451
schille 1:7a96e635f7a7 6452 /******************* Bit definition for TIM_CCR3 register *******************/
schille 1:7a96e635f7a7 6453 #define TIM_CCR3_CCR3 ((uint16_t)0xFFFF) /*!<Capture/Compare 3 Value */
schille 1:7a96e635f7a7 6454
schille 1:7a96e635f7a7 6455 /******************* Bit definition for TIM_CCR4 register *******************/
schille 1:7a96e635f7a7 6456 #define TIM_CCR4_CCR4 ((uint16_t)0xFFFF) /*!<Capture/Compare 4 Value */
schille 1:7a96e635f7a7 6457
schille 1:7a96e635f7a7 6458 /******************* Bit definition for TIM_BDTR register *******************/
schille 1:7a96e635f7a7 6459 #define TIM_BDTR_DTG ((uint16_t)0x00FF) /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
schille 1:7a96e635f7a7 6460 #define TIM_BDTR_DTG_0 ((uint16_t)0x0001) /*!<Bit 0 */
schille 1:7a96e635f7a7 6461 #define TIM_BDTR_DTG_1 ((uint16_t)0x0002) /*!<Bit 1 */
schille 1:7a96e635f7a7 6462 #define TIM_BDTR_DTG_2 ((uint16_t)0x0004) /*!<Bit 2 */
schille 1:7a96e635f7a7 6463 #define TIM_BDTR_DTG_3 ((uint16_t)0x0008) /*!<Bit 3 */
schille 1:7a96e635f7a7 6464 #define TIM_BDTR_DTG_4 ((uint16_t)0x0010) /*!<Bit 4 */
schille 1:7a96e635f7a7 6465 #define TIM_BDTR_DTG_5 ((uint16_t)0x0020) /*!<Bit 5 */
schille 1:7a96e635f7a7 6466 #define TIM_BDTR_DTG_6 ((uint16_t)0x0040) /*!<Bit 6 */
schille 1:7a96e635f7a7 6467 #define TIM_BDTR_DTG_7 ((uint16_t)0x0080) /*!<Bit 7 */
schille 1:7a96e635f7a7 6468
schille 1:7a96e635f7a7 6469 #define TIM_BDTR_LOCK ((uint16_t)0x0300) /*!<LOCK[1:0] bits (Lock Configuration) */
schille 1:7a96e635f7a7 6470 #define TIM_BDTR_LOCK_0 ((uint16_t)0x0100) /*!<Bit 0 */
schille 1:7a96e635f7a7 6471 #define TIM_BDTR_LOCK_1 ((uint16_t)0x0200) /*!<Bit 1 */
schille 1:7a96e635f7a7 6472
schille 1:7a96e635f7a7 6473 #define TIM_BDTR_OSSI ((uint16_t)0x0400) /*!<Off-State Selection for Idle mode */
schille 1:7a96e635f7a7 6474 #define TIM_BDTR_OSSR ((uint16_t)0x0800) /*!<Off-State Selection for Run mode */
schille 1:7a96e635f7a7 6475 #define TIM_BDTR_BKE ((uint16_t)0x1000) /*!<Break enable */
schille 1:7a96e635f7a7 6476 #define TIM_BDTR_BKP ((uint16_t)0x2000) /*!<Break Polarity */
schille 1:7a96e635f7a7 6477 #define TIM_BDTR_AOE ((uint16_t)0x4000) /*!<Automatic Output enable */
schille 1:7a96e635f7a7 6478 #define TIM_BDTR_MOE ((uint16_t)0x8000) /*!<Main Output enable */
schille 1:7a96e635f7a7 6479
schille 1:7a96e635f7a7 6480 /******************* Bit definition for TIM_DCR register ********************/
schille 1:7a96e635f7a7 6481 #define TIM_DCR_DBA ((uint16_t)0x001F) /*!<DBA[4:0] bits (DMA Base Address) */
schille 1:7a96e635f7a7 6482 #define TIM_DCR_DBA_0 ((uint16_t)0x0001) /*!<Bit 0 */
schille 1:7a96e635f7a7 6483 #define TIM_DCR_DBA_1 ((uint16_t)0x0002) /*!<Bit 1 */
schille 1:7a96e635f7a7 6484 #define TIM_DCR_DBA_2 ((uint16_t)0x0004) /*!<Bit 2 */
schille 1:7a96e635f7a7 6485 #define TIM_DCR_DBA_3 ((uint16_t)0x0008) /*!<Bit 3 */
schille 1:7a96e635f7a7 6486 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */
schille 1:7a96e635f7a7 6487
schille 1:7a96e635f7a7 6488 #define TIM_DCR_DBL ((uint16_t)0x1F00) /*!<DBL[4:0] bits (DMA Burst Length) */
schille 1:7a96e635f7a7 6489 #define TIM_DCR_DBL_0 ((uint16_t)0x0100) /*!<Bit 0 */
schille 1:7a96e635f7a7 6490 #define TIM_DCR_DBL_1 ((uint16_t)0x0200) /*!<Bit 1 */
schille 1:7a96e635f7a7 6491 #define TIM_DCR_DBL_2 ((uint16_t)0x0400) /*!<Bit 2 */
schille 1:7a96e635f7a7 6492 #define TIM_DCR_DBL_3 ((uint16_t)0x0800) /*!<Bit 3 */
schille 1:7a96e635f7a7 6493 #define TIM_DCR_DBL_4 ((uint16_t)0x1000) /*!<Bit 4 */
schille 1:7a96e635f7a7 6494
schille 1:7a96e635f7a7 6495 /******************* Bit definition for TIM_DMAR register *******************/
schille 1:7a96e635f7a7 6496 #define TIM_DMAR_DMAB ((uint16_t)0xFFFF) /*!<DMA register for burst accesses */
schille 1:7a96e635f7a7 6497
schille 1:7a96e635f7a7 6498 /******************* Bit definition for TIM_OR register *********************/
schille 1:7a96e635f7a7 6499 #define TIM_OR_TI4_RMP ((uint16_t)0x00C0) /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */
schille 1:7a96e635f7a7 6500 #define TIM_OR_TI4_RMP_0 ((uint16_t)0x0040) /*!<Bit 0 */
schille 1:7a96e635f7a7 6501 #define TIM_OR_TI4_RMP_1 ((uint16_t)0x0080) /*!<Bit 1 */
schille 1:7a96e635f7a7 6502 #define TIM_OR_ITR1_RMP ((uint16_t)0x0C00) /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
schille 1:7a96e635f7a7 6503 #define TIM_OR_ITR1_RMP_0 ((uint16_t)0x0400) /*!<Bit 0 */
schille 1:7a96e635f7a7 6504 #define TIM_OR_ITR1_RMP_1 ((uint16_t)0x0800) /*!<Bit 1 */
schille 1:7a96e635f7a7 6505
schille 1:7a96e635f7a7 6506
schille 1:7a96e635f7a7 6507 /******************************************************************************/
schille 1:7a96e635f7a7 6508 /* */
schille 1:7a96e635f7a7 6509 /* Universal Synchronous Asynchronous Receiver Transmitter */
schille 1:7a96e635f7a7 6510 /* */
schille 1:7a96e635f7a7 6511 /******************************************************************************/
schille 1:7a96e635f7a7 6512 /******************* Bit definition for USART_SR register *******************/
schille 1:7a96e635f7a7 6513 #define USART_SR_PE ((uint16_t)0x0001) /*!<Parity Error */
schille 1:7a96e635f7a7 6514 #define USART_SR_FE ((uint16_t)0x0002) /*!<Framing Error */
schille 1:7a96e635f7a7 6515 #define USART_SR_NE ((uint16_t)0x0004) /*!<Noise Error Flag */
schille 1:7a96e635f7a7 6516 #define USART_SR_ORE ((uint16_t)0x0008) /*!<OverRun Error */
schille 1:7a96e635f7a7 6517 #define USART_SR_IDLE ((uint16_t)0x0010) /*!<IDLE line detected */
schille 1:7a96e635f7a7 6518 #define USART_SR_RXNE ((uint16_t)0x0020) /*!<Read Data Register Not Empty */
schille 1:7a96e635f7a7 6519 #define USART_SR_TC ((uint16_t)0x0040) /*!<Transmission Complete */
schille 1:7a96e635f7a7 6520 #define USART_SR_TXE ((uint16_t)0x0080) /*!<Transmit Data Register Empty */
schille 1:7a96e635f7a7 6521 #define USART_SR_LBD ((uint16_t)0x0100) /*!<LIN Break Detection Flag */
schille 1:7a96e635f7a7 6522 #define USART_SR_CTS ((uint16_t)0x0200) /*!<CTS Flag */
schille 1:7a96e635f7a7 6523
schille 1:7a96e635f7a7 6524 /******************* Bit definition for USART_DR register *******************/
schille 1:7a96e635f7a7 6525 #define USART_DR_DR ((uint16_t)0x01FF) /*!<Data value */
schille 1:7a96e635f7a7 6526
schille 1:7a96e635f7a7 6527 /****************** Bit definition for USART_BRR register *******************/
schille 1:7a96e635f7a7 6528 #define USART_BRR_DIV_Fraction ((uint16_t)0x000F) /*!<Fraction of USARTDIV */
schille 1:7a96e635f7a7 6529 #define USART_BRR_DIV_Mantissa ((uint16_t)0xFFF0) /*!<Mantissa of USARTDIV */
schille 1:7a96e635f7a7 6530
schille 1:7a96e635f7a7 6531 /****************** Bit definition for USART_CR1 register *******************/
schille 1:7a96e635f7a7 6532 #define USART_CR1_SBK ((uint16_t)0x0001) /*!<Send Break */
schille 1:7a96e635f7a7 6533 #define USART_CR1_RWU ((uint16_t)0x0002) /*!<Receiver wakeup */
schille 1:7a96e635f7a7 6534 #define USART_CR1_RE ((uint16_t)0x0004) /*!<Receiver Enable */
schille 1:7a96e635f7a7 6535 #define USART_CR1_TE ((uint16_t)0x0008) /*!<Transmitter Enable */
schille 1:7a96e635f7a7 6536 #define USART_CR1_IDLEIE ((uint16_t)0x0010) /*!<IDLE Interrupt Enable */
schille 1:7a96e635f7a7 6537 #define USART_CR1_RXNEIE ((uint16_t)0x0020) /*!<RXNE Interrupt Enable */
schille 1:7a96e635f7a7 6538 #define USART_CR1_TCIE ((uint16_t)0x0040) /*!<Transmission Complete Interrupt Enable */
schille 1:7a96e635f7a7 6539 #define USART_CR1_TXEIE ((uint16_t)0x0080) /*!<PE Interrupt Enable */
schille 1:7a96e635f7a7 6540 #define USART_CR1_PEIE ((uint16_t)0x0100) /*!<PE Interrupt Enable */
schille 1:7a96e635f7a7 6541 #define USART_CR1_PS ((uint16_t)0x0200) /*!<Parity Selection */
schille 1:7a96e635f7a7 6542 #define USART_CR1_PCE ((uint16_t)0x0400) /*!<Parity Control Enable */
schille 1:7a96e635f7a7 6543 #define USART_CR1_WAKE ((uint16_t)0x0800) /*!<Wakeup method */
schille 1:7a96e635f7a7 6544 #define USART_CR1_M ((uint16_t)0x1000) /*!<Word length */
schille 1:7a96e635f7a7 6545 #define USART_CR1_UE ((uint16_t)0x2000) /*!<USART Enable */
schille 1:7a96e635f7a7 6546 #define USART_CR1_OVER8 ((uint16_t)0x8000) /*!<USART Oversampling by 8 enable */
schille 1:7a96e635f7a7 6547
schille 1:7a96e635f7a7 6548 /****************** Bit definition for USART_CR2 register *******************/
schille 1:7a96e635f7a7 6549 #define USART_CR2_ADD ((uint16_t)0x000F) /*!<Address of the USART node */
schille 1:7a96e635f7a7 6550 #define USART_CR2_LBDL ((uint16_t)0x0020) /*!<LIN Break Detection Length */
schille 1:7a96e635f7a7 6551 #define USART_CR2_LBDIE ((uint16_t)0x0040) /*!<LIN Break Detection Interrupt Enable */
schille 1:7a96e635f7a7 6552 #define USART_CR2_LBCL ((uint16_t)0x0100) /*!<Last Bit Clock pulse */
schille 1:7a96e635f7a7 6553 #define USART_CR2_CPHA ((uint16_t)0x0200) /*!<Clock Phase */
schille 1:7a96e635f7a7 6554 #define USART_CR2_CPOL ((uint16_t)0x0400) /*!<Clock Polarity */
schille 1:7a96e635f7a7 6555 #define USART_CR2_CLKEN ((uint16_t)0x0800) /*!<Clock Enable */
schille 1:7a96e635f7a7 6556
schille 1:7a96e635f7a7 6557 #define USART_CR2_STOP ((uint16_t)0x3000) /*!<STOP[1:0] bits (STOP bits) */
schille 1:7a96e635f7a7 6558 #define USART_CR2_STOP_0 ((uint16_t)0x1000) /*!<Bit 0 */
schille 1:7a96e635f7a7 6559 #define USART_CR2_STOP_1 ((uint16_t)0x2000) /*!<Bit 1 */
schille 1:7a96e635f7a7 6560
schille 1:7a96e635f7a7 6561 #define USART_CR2_LINEN ((uint16_t)0x4000) /*!<LIN mode enable */
schille 1:7a96e635f7a7 6562
schille 1:7a96e635f7a7 6563 /****************** Bit definition for USART_CR3 register *******************/
schille 1:7a96e635f7a7 6564 #define USART_CR3_EIE ((uint16_t)0x0001) /*!<Error Interrupt Enable */
schille 1:7a96e635f7a7 6565 #define USART_CR3_IREN ((uint16_t)0x0002) /*!<IrDA mode Enable */
schille 1:7a96e635f7a7 6566 #define USART_CR3_IRLP ((uint16_t)0x0004) /*!<IrDA Low-Power */
schille 1:7a96e635f7a7 6567 #define USART_CR3_HDSEL ((uint16_t)0x0008) /*!<Half-Duplex Selection */
schille 1:7a96e635f7a7 6568 #define USART_CR3_NACK ((uint16_t)0x0010) /*!<Smartcard NACK enable */
schille 1:7a96e635f7a7 6569 #define USART_CR3_SCEN ((uint16_t)0x0020) /*!<Smartcard mode enable */
schille 1:7a96e635f7a7 6570 #define USART_CR3_DMAR ((uint16_t)0x0040) /*!<DMA Enable Receiver */
schille 1:7a96e635f7a7 6571 #define USART_CR3_DMAT ((uint16_t)0x0080) /*!<DMA Enable Transmitter */
schille 1:7a96e635f7a7 6572 #define USART_CR3_RTSE ((uint16_t)0x0100) /*!<RTS Enable */
schille 1:7a96e635f7a7 6573 #define USART_CR3_CTSE ((uint16_t)0x0200) /*!<CTS Enable */
schille 1:7a96e635f7a7 6574 #define USART_CR3_CTSIE ((uint16_t)0x0400) /*!<CTS Interrupt Enable */
schille 1:7a96e635f7a7 6575 #define USART_CR3_ONEBIT ((uint16_t)0x0800) /*!<USART One bit method enable */
schille 1:7a96e635f7a7 6576
schille 1:7a96e635f7a7 6577 /****************** Bit definition for USART_GTPR register ******************/
schille 1:7a96e635f7a7 6578 #define USART_GTPR_PSC ((uint16_t)0x00FF) /*!<PSC[7:0] bits (Prescaler value) */
schille 1:7a96e635f7a7 6579 #define USART_GTPR_PSC_0 ((uint16_t)0x0001) /*!<Bit 0 */
schille 1:7a96e635f7a7 6580 #define USART_GTPR_PSC_1 ((uint16_t)0x0002) /*!<Bit 1 */
schille 1:7a96e635f7a7 6581 #define USART_GTPR_PSC_2 ((uint16_t)0x0004) /*!<Bit 2 */
schille 1:7a96e635f7a7 6582 #define USART_GTPR_PSC_3 ((uint16_t)0x0008) /*!<Bit 3 */
schille 1:7a96e635f7a7 6583 #define USART_GTPR_PSC_4 ((uint16_t)0x0010) /*!<Bit 4 */
schille 1:7a96e635f7a7 6584 #define USART_GTPR_PSC_5 ((uint16_t)0x0020) /*!<Bit 5 */
schille 1:7a96e635f7a7 6585 #define USART_GTPR_PSC_6 ((uint16_t)0x0040) /*!<Bit 6 */
schille 1:7a96e635f7a7 6586 #define USART_GTPR_PSC_7 ((uint16_t)0x0080) /*!<Bit 7 */
schille 1:7a96e635f7a7 6587
schille 1:7a96e635f7a7 6588 #define USART_GTPR_GT ((uint16_t)0xFF00) /*!<Guard time value */
schille 1:7a96e635f7a7 6589
schille 1:7a96e635f7a7 6590 /******************************************************************************/
schille 1:7a96e635f7a7 6591 /* */
schille 1:7a96e635f7a7 6592 /* Window WATCHDOG */
schille 1:7a96e635f7a7 6593 /* */
schille 1:7a96e635f7a7 6594 /******************************************************************************/
schille 1:7a96e635f7a7 6595 /******************* Bit definition for WWDG_CR register ********************/
schille 1:7a96e635f7a7 6596 #define WWDG_CR_T ((uint8_t)0x7F) /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
schille 1:7a96e635f7a7 6597 #define WWDG_CR_T0 ((uint8_t)0x01) /*!<Bit 0 */
schille 1:7a96e635f7a7 6598 #define WWDG_CR_T1 ((uint8_t)0x02) /*!<Bit 1 */
schille 1:7a96e635f7a7 6599 #define WWDG_CR_T2 ((uint8_t)0x04) /*!<Bit 2 */
schille 1:7a96e635f7a7 6600 #define WWDG_CR_T3 ((uint8_t)0x08) /*!<Bit 3 */
schille 1:7a96e635f7a7 6601 #define WWDG_CR_T4 ((uint8_t)0x10) /*!<Bit 4 */
schille 1:7a96e635f7a7 6602 #define WWDG_CR_T5 ((uint8_t)0x20) /*!<Bit 5 */
schille 1:7a96e635f7a7 6603 #define WWDG_CR_T6 ((uint8_t)0x40) /*!<Bit 6 */
schille 1:7a96e635f7a7 6604
schille 1:7a96e635f7a7 6605 #define WWDG_CR_WDGA ((uint8_t)0x80) /*!<Activation bit */
schille 1:7a96e635f7a7 6606
schille 1:7a96e635f7a7 6607 /******************* Bit definition for WWDG_CFR register *******************/
schille 1:7a96e635f7a7 6608 #define WWDG_CFR_W ((uint16_t)0x007F) /*!<W[6:0] bits (7-bit window value) */
schille 1:7a96e635f7a7 6609 #define WWDG_CFR_W0 ((uint16_t)0x0001) /*!<Bit 0 */
schille 1:7a96e635f7a7 6610 #define WWDG_CFR_W1 ((uint16_t)0x0002) /*!<Bit 1 */
schille 1:7a96e635f7a7 6611 #define WWDG_CFR_W2 ((uint16_t)0x0004) /*!<Bit 2 */
schille 1:7a96e635f7a7 6612 #define WWDG_CFR_W3 ((uint16_t)0x0008) /*!<Bit 3 */
schille 1:7a96e635f7a7 6613 #define WWDG_CFR_W4 ((uint16_t)0x0010) /*!<Bit 4 */
schille 1:7a96e635f7a7 6614 #define WWDG_CFR_W5 ((uint16_t)0x0020) /*!<Bit 5 */
schille 1:7a96e635f7a7 6615 #define WWDG_CFR_W6 ((uint16_t)0x0040) /*!<Bit 6 */
schille 1:7a96e635f7a7 6616
schille 1:7a96e635f7a7 6617 #define WWDG_CFR_WDGTB ((uint16_t)0x0180) /*!<WDGTB[1:0] bits (Timer Base) */
schille 1:7a96e635f7a7 6618 #define WWDG_CFR_WDGTB0 ((uint16_t)0x0080) /*!<Bit 0 */
schille 1:7a96e635f7a7 6619 #define WWDG_CFR_WDGTB1 ((uint16_t)0x0100) /*!<Bit 1 */
schille 1:7a96e635f7a7 6620
schille 1:7a96e635f7a7 6621 #define WWDG_CFR_EWI ((uint16_t)0x0200) /*!<Early Wakeup Interrupt */
schille 1:7a96e635f7a7 6622
schille 1:7a96e635f7a7 6623 /******************* Bit definition for WWDG_SR register ********************/
schille 1:7a96e635f7a7 6624 #define WWDG_SR_EWIF ((uint8_t)0x01) /*!<Early Wakeup Interrupt Flag */
schille 1:7a96e635f7a7 6625
schille 1:7a96e635f7a7 6626
schille 1:7a96e635f7a7 6627 /******************************************************************************/
schille 1:7a96e635f7a7 6628 /* */
schille 1:7a96e635f7a7 6629 /* DBG */
schille 1:7a96e635f7a7 6630 /* */
schille 1:7a96e635f7a7 6631 /******************************************************************************/
schille 1:7a96e635f7a7 6632 /******************** Bit definition for DBGMCU_IDCODE register *************/
schille 1:7a96e635f7a7 6633 #define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF)
schille 1:7a96e635f7a7 6634 #define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000)
schille 1:7a96e635f7a7 6635
schille 1:7a96e635f7a7 6636 /******************** Bit definition for DBGMCU_CR register *****************/
schille 1:7a96e635f7a7 6637 #define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 6638 #define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 6639 #define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 6640 #define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 6641
schille 1:7a96e635f7a7 6642 #define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0)
schille 1:7a96e635f7a7 6643 #define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040)/*!<Bit 0 */
schille 1:7a96e635f7a7 6644 #define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080)/*!<Bit 1 */
schille 1:7a96e635f7a7 6645
schille 1:7a96e635f7a7 6646 /******************** Bit definition for DBGMCU_APB1_FZ register ************/
schille 1:7a96e635f7a7 6647 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 6648 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 6649 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP ((uint32_t)0x00000004)
schille 1:7a96e635f7a7 6650 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP ((uint32_t)0x00000008)
schille 1:7a96e635f7a7 6651 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP ((uint32_t)0x00000010)
schille 1:7a96e635f7a7 6652 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP ((uint32_t)0x00000020)
schille 1:7a96e635f7a7 6653 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP ((uint32_t)0x00000040)
schille 1:7a96e635f7a7 6654 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP ((uint32_t)0x00000080)
schille 1:7a96e635f7a7 6655 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP ((uint32_t)0x00000100)
schille 1:7a96e635f7a7 6656 #define DBGMCU_APB1_FZ_DBG_RTC_STOP ((uint32_t)0x00000400)
schille 1:7a96e635f7a7 6657 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP ((uint32_t)0x00000800)
schille 1:7a96e635f7a7 6658 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP ((uint32_t)0x00001000)
schille 1:7a96e635f7a7 6659 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00200000)
schille 1:7a96e635f7a7 6660 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00400000)
schille 1:7a96e635f7a7 6661 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT ((uint32_t)0x00800000)
schille 1:7a96e635f7a7 6662 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP ((uint32_t)0x02000000)
schille 1:7a96e635f7a7 6663 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP ((uint32_t)0x04000000)
schille 1:7a96e635f7a7 6664 /* Old IWDGSTOP bit definition, maintained for legacy purpose */
schille 1:7a96e635f7a7 6665 #define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
schille 1:7a96e635f7a7 6666
schille 1:7a96e635f7a7 6667 /******************** Bit definition for DBGMCU_APB2_FZ register ************/
schille 1:7a96e635f7a7 6668 #define DBGMCU_APB1_FZ_DBG_TIM1_STOP ((uint32_t)0x00000001)
schille 1:7a96e635f7a7 6669 #define DBGMCU_APB1_FZ_DBG_TIM8_STOP ((uint32_t)0x00000002)
schille 1:7a96e635f7a7 6670 #define DBGMCU_APB1_FZ_DBG_TIM9_STOP ((uint32_t)0x00010000)
schille 1:7a96e635f7a7 6671 #define DBGMCU_APB1_FZ_DBG_TIM10_STOP ((uint32_t)0x00020000)
schille 1:7a96e635f7a7 6672 #define DBGMCU_APB1_FZ_DBG_TIM11_STOP ((uint32_t)0x00040000)
schille 1:7a96e635f7a7 6673
schille 1:7a96e635f7a7 6674 /******************************************************************************/
schille 1:7a96e635f7a7 6675 /* */
schille 1:7a96e635f7a7 6676 /* Ethernet MAC Registers bits definitions */
schille 1:7a96e635f7a7 6677 /* */
schille 1:7a96e635f7a7 6678 /******************************************************************************/
schille 1:7a96e635f7a7 6679 /* Bit definition for Ethernet MAC Control Register register */
schille 1:7a96e635f7a7 6680 #define ETH_MACCR_WD ((uint32_t)0x00800000) /* Watchdog disable */
schille 1:7a96e635f7a7 6681 #define ETH_MACCR_JD ((uint32_t)0x00400000) /* Jabber disable */
schille 1:7a96e635f7a7 6682 #define ETH_MACCR_IFG ((uint32_t)0x000E0000) /* Inter-frame gap */
schille 1:7a96e635f7a7 6683 #define ETH_MACCR_IFG_96Bit ((uint32_t)0x00000000) /* Minimum IFG between frames during transmission is 96Bit */
schille 1:7a96e635f7a7 6684 #define ETH_MACCR_IFG_88Bit ((uint32_t)0x00020000) /* Minimum IFG between frames during transmission is 88Bit */
schille 1:7a96e635f7a7 6685 #define ETH_MACCR_IFG_80Bit ((uint32_t)0x00040000) /* Minimum IFG between frames during transmission is 80Bit */
schille 1:7a96e635f7a7 6686 #define ETH_MACCR_IFG_72Bit ((uint32_t)0x00060000) /* Minimum IFG between frames during transmission is 72Bit */
schille 1:7a96e635f7a7 6687 #define ETH_MACCR_IFG_64Bit ((uint32_t)0x00080000) /* Minimum IFG between frames during transmission is 64Bit */
schille 1:7a96e635f7a7 6688 #define ETH_MACCR_IFG_56Bit ((uint32_t)0x000A0000) /* Minimum IFG between frames during transmission is 56Bit */
schille 1:7a96e635f7a7 6689 #define ETH_MACCR_IFG_48Bit ((uint32_t)0x000C0000) /* Minimum IFG between frames during transmission is 48Bit */
schille 1:7a96e635f7a7 6690 #define ETH_MACCR_IFG_40Bit ((uint32_t)0x000E0000) /* Minimum IFG between frames during transmission is 40Bit */
schille 1:7a96e635f7a7 6691 #define ETH_MACCR_CSD ((uint32_t)0x00010000) /* Carrier sense disable (during transmission) */
schille 1:7a96e635f7a7 6692 #define ETH_MACCR_FES ((uint32_t)0x00004000) /* Fast ethernet speed */
schille 1:7a96e635f7a7 6693 #define ETH_MACCR_ROD ((uint32_t)0x00002000) /* Receive own disable */
schille 1:7a96e635f7a7 6694 #define ETH_MACCR_LM ((uint32_t)0x00001000) /* loopback mode */
schille 1:7a96e635f7a7 6695 #define ETH_MACCR_DM ((uint32_t)0x00000800) /* Duplex mode */
schille 1:7a96e635f7a7 6696 #define ETH_MACCR_IPCO ((uint32_t)0x00000400) /* IP Checksum offload */
schille 1:7a96e635f7a7 6697 #define ETH_MACCR_RD ((uint32_t)0x00000200) /* Retry disable */
schille 1:7a96e635f7a7 6698 #define ETH_MACCR_APCS ((uint32_t)0x00000080) /* Automatic Pad/CRC stripping */
schille 1:7a96e635f7a7 6699 #define ETH_MACCR_BL ((uint32_t)0x00000060) /* Back-off limit: random integer number (r) of slot time delays before rescheduling
schille 1:7a96e635f7a7 6700 a transmission attempt during retries after a collision: 0 =< r <2^k */
schille 1:7a96e635f7a7 6701 #define ETH_MACCR_BL_10 ((uint32_t)0x00000000) /* k = min (n, 10) */
schille 1:7a96e635f7a7 6702 #define ETH_MACCR_BL_8 ((uint32_t)0x00000020) /* k = min (n, 8) */
schille 1:7a96e635f7a7 6703 #define ETH_MACCR_BL_4 ((uint32_t)0x00000040) /* k = min (n, 4) */
schille 1:7a96e635f7a7 6704 #define ETH_MACCR_BL_1 ((uint32_t)0x00000060) /* k = min (n, 1) */
schille 1:7a96e635f7a7 6705 #define ETH_MACCR_DC ((uint32_t)0x00000010) /* Defferal check */
schille 1:7a96e635f7a7 6706 #define ETH_MACCR_TE ((uint32_t)0x00000008) /* Transmitter enable */
schille 1:7a96e635f7a7 6707 #define ETH_MACCR_RE ((uint32_t)0x00000004) /* Receiver enable */
schille 1:7a96e635f7a7 6708
schille 1:7a96e635f7a7 6709 /* Bit definition for Ethernet MAC Frame Filter Register */
schille 1:7a96e635f7a7 6710 #define ETH_MACFFR_RA ((uint32_t)0x80000000) /* Receive all */
schille 1:7a96e635f7a7 6711 #define ETH_MACFFR_HPF ((uint32_t)0x00000400) /* Hash or perfect filter */
schille 1:7a96e635f7a7 6712 #define ETH_MACFFR_SAF ((uint32_t)0x00000200) /* Source address filter enable */
schille 1:7a96e635f7a7 6713 #define ETH_MACFFR_SAIF ((uint32_t)0x00000100) /* SA inverse filtering */
schille 1:7a96e635f7a7 6714 #define ETH_MACFFR_PCF ((uint32_t)0x000000C0) /* Pass control frames: 3 cases */
schille 1:7a96e635f7a7 6715 #define ETH_MACFFR_PCF_BlockAll ((uint32_t)0x00000040) /* MAC filters all control frames from reaching the application */
schille 1:7a96e635f7a7 6716 #define ETH_MACFFR_PCF_ForwardAll ((uint32_t)0x00000080) /* MAC forwards all control frames to application even if they fail the Address Filter */
schille 1:7a96e635f7a7 6717 #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0) /* MAC forwards control frames that pass the Address Filter. */
schille 1:7a96e635f7a7 6718 #define ETH_MACFFR_BFD ((uint32_t)0x00000020) /* Broadcast frame disable */
schille 1:7a96e635f7a7 6719 #define ETH_MACFFR_PAM ((uint32_t)0x00000010) /* Pass all mutlicast */
schille 1:7a96e635f7a7 6720 #define ETH_MACFFR_DAIF ((uint32_t)0x00000008) /* DA Inverse filtering */
schille 1:7a96e635f7a7 6721 #define ETH_MACFFR_HM ((uint32_t)0x00000004) /* Hash multicast */
schille 1:7a96e635f7a7 6722 #define ETH_MACFFR_HU ((uint32_t)0x00000002) /* Hash unicast */
schille 1:7a96e635f7a7 6723 #define ETH_MACFFR_PM ((uint32_t)0x00000001) /* Promiscuous mode */
schille 1:7a96e635f7a7 6724
schille 1:7a96e635f7a7 6725 /* Bit definition for Ethernet MAC Hash Table High Register */
schille 1:7a96e635f7a7 6726 #define ETH_MACHTHR_HTH ((uint32_t)0xFFFFFFFF) /* Hash table high */
schille 1:7a96e635f7a7 6727
schille 1:7a96e635f7a7 6728 /* Bit definition for Ethernet MAC Hash Table Low Register */
schille 1:7a96e635f7a7 6729 #define ETH_MACHTLR_HTL ((uint32_t)0xFFFFFFFF) /* Hash table low */
schille 1:7a96e635f7a7 6730
schille 1:7a96e635f7a7 6731 /* Bit definition for Ethernet MAC MII Address Register */
schille 1:7a96e635f7a7 6732 #define ETH_MACMIIAR_PA ((uint32_t)0x0000F800) /* Physical layer address */
schille 1:7a96e635f7a7 6733 #define ETH_MACMIIAR_MR ((uint32_t)0x000007C0) /* MII register in the selected PHY */
schille 1:7a96e635f7a7 6734 #define ETH_MACMIIAR_CR ((uint32_t)0x0000001C) /* CR clock range: 6 cases */
schille 1:7a96e635f7a7 6735 #define ETH_MACMIIAR_CR_Div42 ((uint32_t)0x00000000) /* HCLK:60-100 MHz; MDC clock= HCLK/42 */
schille 1:7a96e635f7a7 6736 #define ETH_MACMIIAR_CR_Div62 ((uint32_t)0x00000004) /* HCLK:100-150 MHz; MDC clock= HCLK/62 */
schille 1:7a96e635f7a7 6737 #define ETH_MACMIIAR_CR_Div16 ((uint32_t)0x00000008) /* HCLK:20-35 MHz; MDC clock= HCLK/16 */
schille 1:7a96e635f7a7 6738 #define ETH_MACMIIAR_CR_Div26 ((uint32_t)0x0000000C) /* HCLK:35-60 MHz; MDC clock= HCLK/26 */
schille 1:7a96e635f7a7 6739 #define ETH_MACMIIAR_CR_Div102 ((uint32_t)0x00000010) /* HCLK:150-168 MHz; MDC clock= HCLK/102 */
schille 1:7a96e635f7a7 6740 #define ETH_MACMIIAR_MW ((uint32_t)0x00000002) /* MII write */
schille 1:7a96e635f7a7 6741 #define ETH_MACMIIAR_MB ((uint32_t)0x00000001) /* MII busy */
schille 1:7a96e635f7a7 6742
schille 1:7a96e635f7a7 6743 /* Bit definition for Ethernet MAC MII Data Register */
schille 1:7a96e635f7a7 6744 #define ETH_MACMIIDR_MD ((uint32_t)0x0000FFFF) /* MII data: read/write data from/to PHY */
schille 1:7a96e635f7a7 6745
schille 1:7a96e635f7a7 6746 /* Bit definition for Ethernet MAC Flow Control Register */
schille 1:7a96e635f7a7 6747 #define ETH_MACFCR_PT ((uint32_t)0xFFFF0000) /* Pause time */
schille 1:7a96e635f7a7 6748 #define ETH_MACFCR_ZQPD ((uint32_t)0x00000080) /* Zero-quanta pause disable */
schille 1:7a96e635f7a7 6749 #define ETH_MACFCR_PLT ((uint32_t)0x00000030) /* Pause low threshold: 4 cases */
schille 1:7a96e635f7a7 6750 #define ETH_MACFCR_PLT_Minus4 ((uint32_t)0x00000000) /* Pause time minus 4 slot times */
schille 1:7a96e635f7a7 6751 #define ETH_MACFCR_PLT_Minus28 ((uint32_t)0x00000010) /* Pause time minus 28 slot times */
schille 1:7a96e635f7a7 6752 #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020) /* Pause time minus 144 slot times */
schille 1:7a96e635f7a7 6753 #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030) /* Pause time minus 256 slot times */
schille 1:7a96e635f7a7 6754 #define ETH_MACFCR_UPFD ((uint32_t)0x00000008) /* Unicast pause frame detect */
schille 1:7a96e635f7a7 6755 #define ETH_MACFCR_RFCE ((uint32_t)0x00000004) /* Receive flow control enable */
schille 1:7a96e635f7a7 6756 #define ETH_MACFCR_TFCE ((uint32_t)0x00000002) /* Transmit flow control enable */
schille 1:7a96e635f7a7 6757 #define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001) /* Flow control busy/backpressure activate */
schille 1:7a96e635f7a7 6758
schille 1:7a96e635f7a7 6759 /* Bit definition for Ethernet MAC VLAN Tag Register */
schille 1:7a96e635f7a7 6760 #define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000) /* 12-bit VLAN tag comparison */
schille 1:7a96e635f7a7 6761 #define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF) /* VLAN tag identifier (for receive frames) */
schille 1:7a96e635f7a7 6762
schille 1:7a96e635f7a7 6763 /* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */
schille 1:7a96e635f7a7 6764 #define ETH_MACRWUFFR_D ((uint32_t)0xFFFFFFFF) /* Wake-up frame filter register data */
schille 1:7a96e635f7a7 6765 /* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.
schille 1:7a96e635f7a7 6766 Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */
schille 1:7a96e635f7a7 6767 /* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask
schille 1:7a96e635f7a7 6768 Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask
schille 1:7a96e635f7a7 6769 Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask
schille 1:7a96e635f7a7 6770 Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask
schille 1:7a96e635f7a7 6771 Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command -
schille 1:7a96e635f7a7 6772 RSVD - Filter1 Command - RSVD - Filter0 Command
schille 1:7a96e635f7a7 6773 Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset
schille 1:7a96e635f7a7 6774 Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16
schille 1:7a96e635f7a7 6775 Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */
schille 1:7a96e635f7a7 6776
schille 1:7a96e635f7a7 6777 /* Bit definition for Ethernet MAC PMT Control and Status Register */
schille 1:7a96e635f7a7 6778 #define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000) /* Wake-Up Frame Filter Register Pointer Reset */
schille 1:7a96e635f7a7 6779 #define ETH_MACPMTCSR_GU ((uint32_t)0x00000200) /* Global Unicast */
schille 1:7a96e635f7a7 6780 #define ETH_MACPMTCSR_WFR ((uint32_t)0x00000040) /* Wake-Up Frame Received */
schille 1:7a96e635f7a7 6781 #define ETH_MACPMTCSR_MPR ((uint32_t)0x00000020) /* Magic Packet Received */
schille 1:7a96e635f7a7 6782 #define ETH_MACPMTCSR_WFE ((uint32_t)0x00000004) /* Wake-Up Frame Enable */
schille 1:7a96e635f7a7 6783 #define ETH_MACPMTCSR_MPE ((uint32_t)0x00000002) /* Magic Packet Enable */
schille 1:7a96e635f7a7 6784 #define ETH_MACPMTCSR_PD ((uint32_t)0x00000001) /* Power Down */
schille 1:7a96e635f7a7 6785
schille 1:7a96e635f7a7 6786 /* Bit definition for Ethernet MAC Status Register */
schille 1:7a96e635f7a7 6787 #define ETH_MACSR_TSTS ((uint32_t)0x00000200) /* Time stamp trigger status */
schille 1:7a96e635f7a7 6788 #define ETH_MACSR_MMCTS ((uint32_t)0x00000040) /* MMC transmit status */
schille 1:7a96e635f7a7 6789 #define ETH_MACSR_MMMCRS ((uint32_t)0x00000020) /* MMC receive status */
schille 1:7a96e635f7a7 6790 #define ETH_MACSR_MMCS ((uint32_t)0x00000010) /* MMC status */
schille 1:7a96e635f7a7 6791 #define ETH_MACSR_PMTS ((uint32_t)0x00000008) /* PMT status */
schille 1:7a96e635f7a7 6792
schille 1:7a96e635f7a7 6793 /* Bit definition for Ethernet MAC Interrupt Mask Register */
schille 1:7a96e635f7a7 6794 #define ETH_MACIMR_TSTIM ((uint32_t)0x00000200) /* Time stamp trigger interrupt mask */
schille 1:7a96e635f7a7 6795 #define ETH_MACIMR_PMTIM ((uint32_t)0x00000008) /* PMT interrupt mask */
schille 1:7a96e635f7a7 6796
schille 1:7a96e635f7a7 6797 /* Bit definition for Ethernet MAC Address0 High Register */
schille 1:7a96e635f7a7 6798 #define ETH_MACA0HR_MACA0H ((uint32_t)0x0000FFFF) /* MAC address0 high */
schille 1:7a96e635f7a7 6799
schille 1:7a96e635f7a7 6800 /* Bit definition for Ethernet MAC Address0 Low Register */
schille 1:7a96e635f7a7 6801 #define ETH_MACA0LR_MACA0L ((uint32_t)0xFFFFFFFF) /* MAC address0 low */
schille 1:7a96e635f7a7 6802
schille 1:7a96e635f7a7 6803 /* Bit definition for Ethernet MAC Address1 High Register */
schille 1:7a96e635f7a7 6804 #define ETH_MACA1HR_AE ((uint32_t)0x80000000) /* Address enable */
schille 1:7a96e635f7a7 6805 #define ETH_MACA1HR_SA ((uint32_t)0x40000000) /* Source address */
schille 1:7a96e635f7a7 6806 #define ETH_MACA1HR_MBC ((uint32_t)0x3F000000) /* Mask byte control: bits to mask for comparison of the MAC Address bytes */
schille 1:7a96e635f7a7 6807 #define ETH_MACA1HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
schille 1:7a96e635f7a7 6808 #define ETH_MACA1HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
schille 1:7a96e635f7a7 6809 #define ETH_MACA1HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
schille 1:7a96e635f7a7 6810 #define ETH_MACA1HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
schille 1:7a96e635f7a7 6811 #define ETH_MACA1HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
schille 1:7a96e635f7a7 6812 #define ETH_MACA1HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [7:0] */
schille 1:7a96e635f7a7 6813 #define ETH_MACA1HR_MACA1H ((uint32_t)0x0000FFFF) /* MAC address1 high */
schille 1:7a96e635f7a7 6814
schille 1:7a96e635f7a7 6815 /* Bit definition for Ethernet MAC Address1 Low Register */
schille 1:7a96e635f7a7 6816 #define ETH_MACA1LR_MACA1L ((uint32_t)0xFFFFFFFF) /* MAC address1 low */
schille 1:7a96e635f7a7 6817
schille 1:7a96e635f7a7 6818 /* Bit definition for Ethernet MAC Address2 High Register */
schille 1:7a96e635f7a7 6819 #define ETH_MACA2HR_AE ((uint32_t)0x80000000) /* Address enable */
schille 1:7a96e635f7a7 6820 #define ETH_MACA2HR_SA ((uint32_t)0x40000000) /* Source address */
schille 1:7a96e635f7a7 6821 #define ETH_MACA2HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */
schille 1:7a96e635f7a7 6822 #define ETH_MACA2HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
schille 1:7a96e635f7a7 6823 #define ETH_MACA2HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
schille 1:7a96e635f7a7 6824 #define ETH_MACA2HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
schille 1:7a96e635f7a7 6825 #define ETH_MACA2HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
schille 1:7a96e635f7a7 6826 #define ETH_MACA2HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
schille 1:7a96e635f7a7 6827 #define ETH_MACA2HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */
schille 1:7a96e635f7a7 6828 #define ETH_MACA2HR_MACA2H ((uint32_t)0x0000FFFF) /* MAC address1 high */
schille 1:7a96e635f7a7 6829
schille 1:7a96e635f7a7 6830 /* Bit definition for Ethernet MAC Address2 Low Register */
schille 1:7a96e635f7a7 6831 #define ETH_MACA2LR_MACA2L ((uint32_t)0xFFFFFFFF) /* MAC address2 low */
schille 1:7a96e635f7a7 6832
schille 1:7a96e635f7a7 6833 /* Bit definition for Ethernet MAC Address3 High Register */
schille 1:7a96e635f7a7 6834 #define ETH_MACA3HR_AE ((uint32_t)0x80000000) /* Address enable */
schille 1:7a96e635f7a7 6835 #define ETH_MACA3HR_SA ((uint32_t)0x40000000) /* Source address */
schille 1:7a96e635f7a7 6836 #define ETH_MACA3HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */
schille 1:7a96e635f7a7 6837 #define ETH_MACA3HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
schille 1:7a96e635f7a7 6838 #define ETH_MACA3HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
schille 1:7a96e635f7a7 6839 #define ETH_MACA3HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
schille 1:7a96e635f7a7 6840 #define ETH_MACA3HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
schille 1:7a96e635f7a7 6841 #define ETH_MACA3HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
schille 1:7a96e635f7a7 6842 #define ETH_MACA3HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */
schille 1:7a96e635f7a7 6843 #define ETH_MACA3HR_MACA3H ((uint32_t)0x0000FFFF) /* MAC address3 high */
schille 1:7a96e635f7a7 6844
schille 1:7a96e635f7a7 6845 /* Bit definition for Ethernet MAC Address3 Low Register */
schille 1:7a96e635f7a7 6846 #define ETH_MACA3LR_MACA3L ((uint32_t)0xFFFFFFFF) /* MAC address3 low */
schille 1:7a96e635f7a7 6847
schille 1:7a96e635f7a7 6848 /******************************************************************************/
schille 1:7a96e635f7a7 6849 /* Ethernet MMC Registers bits definition */
schille 1:7a96e635f7a7 6850 /******************************************************************************/
schille 1:7a96e635f7a7 6851
schille 1:7a96e635f7a7 6852 /* Bit definition for Ethernet MMC Contol Register */
schille 1:7a96e635f7a7 6853 #define ETH_MMCCR_MCFHP ((uint32_t)0x00000020) /* MMC counter Full-Half preset */
schille 1:7a96e635f7a7 6854 #define ETH_MMCCR_MCP ((uint32_t)0x00000010) /* MMC counter preset */
schille 1:7a96e635f7a7 6855 #define ETH_MMCCR_MCF ((uint32_t)0x00000008) /* MMC Counter Freeze */
schille 1:7a96e635f7a7 6856 #define ETH_MMCCR_ROR ((uint32_t)0x00000004) /* Reset on Read */
schille 1:7a96e635f7a7 6857 #define ETH_MMCCR_CSR ((uint32_t)0x00000002) /* Counter Stop Rollover */
schille 1:7a96e635f7a7 6858 #define ETH_MMCCR_CR ((uint32_t)0x00000001) /* Counters Reset */
schille 1:7a96e635f7a7 6859
schille 1:7a96e635f7a7 6860 /* Bit definition for Ethernet MMC Receive Interrupt Register */
schille 1:7a96e635f7a7 6861 #define ETH_MMCRIR_RGUFS ((uint32_t)0x00020000) /* Set when Rx good unicast frames counter reaches half the maximum value */
schille 1:7a96e635f7a7 6862 #define ETH_MMCRIR_RFAES ((uint32_t)0x00000040) /* Set when Rx alignment error counter reaches half the maximum value */
schille 1:7a96e635f7a7 6863 #define ETH_MMCRIR_RFCES ((uint32_t)0x00000020) /* Set when Rx crc error counter reaches half the maximum value */
schille 1:7a96e635f7a7 6864
schille 1:7a96e635f7a7 6865 /* Bit definition for Ethernet MMC Transmit Interrupt Register */
schille 1:7a96e635f7a7 6866 #define ETH_MMCTIR_TGFS ((uint32_t)0x00200000) /* Set when Tx good frame count counter reaches half the maximum value */
schille 1:7a96e635f7a7 6867 #define ETH_MMCTIR_TGFMSCS ((uint32_t)0x00008000) /* Set when Tx good multi col counter reaches half the maximum value */
schille 1:7a96e635f7a7 6868 #define ETH_MMCTIR_TGFSCS ((uint32_t)0x00004000) /* Set when Tx good single col counter reaches half the maximum value */
schille 1:7a96e635f7a7 6869
schille 1:7a96e635f7a7 6870 /* Bit definition for Ethernet MMC Receive Interrupt Mask Register */
schille 1:7a96e635f7a7 6871 #define ETH_MMCRIMR_RGUFM ((uint32_t)0x00020000) /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */
schille 1:7a96e635f7a7 6872 #define ETH_MMCRIMR_RFAEM ((uint32_t)0x00000040) /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */
schille 1:7a96e635f7a7 6873 #define ETH_MMCRIMR_RFCEM ((uint32_t)0x00000020) /* Mask the interrupt when Rx crc error counter reaches half the maximum value */
schille 1:7a96e635f7a7 6874
schille 1:7a96e635f7a7 6875 /* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */
schille 1:7a96e635f7a7 6876 #define ETH_MMCTIMR_TGFM ((uint32_t)0x00200000) /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */
schille 1:7a96e635f7a7 6877 #define ETH_MMCTIMR_TGFMSCM ((uint32_t)0x00008000) /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */
schille 1:7a96e635f7a7 6878 #define ETH_MMCTIMR_TGFSCM ((uint32_t)0x00004000) /* Mask the interrupt when Tx good single col counter reaches half the maximum value */
schille 1:7a96e635f7a7 6879
schille 1:7a96e635f7a7 6880 /* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */
schille 1:7a96e635f7a7 6881 #define ETH_MMCTGFSCCR_TGFSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */
schille 1:7a96e635f7a7 6882
schille 1:7a96e635f7a7 6883 /* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */
schille 1:7a96e635f7a7 6884 #define ETH_MMCTGFMSCCR_TGFMSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */
schille 1:7a96e635f7a7 6885
schille 1:7a96e635f7a7 6886 /* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */
schille 1:7a96e635f7a7 6887 #define ETH_MMCTGFCR_TGFC ((uint32_t)0xFFFFFFFF) /* Number of good frames transmitted. */
schille 1:7a96e635f7a7 6888
schille 1:7a96e635f7a7 6889 /* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */
schille 1:7a96e635f7a7 6890 #define ETH_MMCRFCECR_RFCEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with CRC error. */
schille 1:7a96e635f7a7 6891
schille 1:7a96e635f7a7 6892 /* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */
schille 1:7a96e635f7a7 6893 #define ETH_MMCRFAECR_RFAEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with alignment (dribble) error */
schille 1:7a96e635f7a7 6894
schille 1:7a96e635f7a7 6895 /* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */
schille 1:7a96e635f7a7 6896 #define ETH_MMCRGUFCR_RGUFC ((uint32_t)0xFFFFFFFF) /* Number of good unicast frames received. */
schille 1:7a96e635f7a7 6897
schille 1:7a96e635f7a7 6898 /******************************************************************************/
schille 1:7a96e635f7a7 6899 /* Ethernet PTP Registers bits definition */
schille 1:7a96e635f7a7 6900 /******************************************************************************/
schille 1:7a96e635f7a7 6901
schille 1:7a96e635f7a7 6902 /* Bit definition for Ethernet PTP Time Stamp Contol Register */
schille 1:7a96e635f7a7 6903 #define ETH_PTPTSCR_TSCNT ((uint32_t)0x00030000) /* Time stamp clock node type */
schille 1:7a96e635f7a7 6904 #define ETH_PTPTSSR_TSSMRME ((uint32_t)0x00008000) /* Time stamp snapshot for message relevant to master enable */
schille 1:7a96e635f7a7 6905 #define ETH_PTPTSSR_TSSEME ((uint32_t)0x00004000) /* Time stamp snapshot for event message enable */
schille 1:7a96e635f7a7 6906 #define ETH_PTPTSSR_TSSIPV4FE ((uint32_t)0x00002000) /* Time stamp snapshot for IPv4 frames enable */
schille 1:7a96e635f7a7 6907 #define ETH_PTPTSSR_TSSIPV6FE ((uint32_t)0x00001000) /* Time stamp snapshot for IPv6 frames enable */
schille 1:7a96e635f7a7 6908 #define ETH_PTPTSSR_TSSPTPOEFE ((uint32_t)0x00000800) /* Time stamp snapshot for PTP over ethernet frames enable */
schille 1:7a96e635f7a7 6909 #define ETH_PTPTSSR_TSPTPPSV2E ((uint32_t)0x00000400) /* Time stamp PTP packet snooping for version2 format enable */
schille 1:7a96e635f7a7 6910 #define ETH_PTPTSSR_TSSSR ((uint32_t)0x00000200) /* Time stamp Sub-seconds rollover */
schille 1:7a96e635f7a7 6911 #define ETH_PTPTSSR_TSSARFE ((uint32_t)0x00000100) /* Time stamp snapshot for all received frames enable */
schille 1:7a96e635f7a7 6912
schille 1:7a96e635f7a7 6913 #define ETH_PTPTSCR_TSARU ((uint32_t)0x00000020) /* Addend register update */
schille 1:7a96e635f7a7 6914 #define ETH_PTPTSCR_TSITE ((uint32_t)0x00000010) /* Time stamp interrupt trigger enable */
schille 1:7a96e635f7a7 6915 #define ETH_PTPTSCR_TSSTU ((uint32_t)0x00000008) /* Time stamp update */
schille 1:7a96e635f7a7 6916 #define ETH_PTPTSCR_TSSTI ((uint32_t)0x00000004) /* Time stamp initialize */
schille 1:7a96e635f7a7 6917 #define ETH_PTPTSCR_TSFCU ((uint32_t)0x00000002) /* Time stamp fine or coarse update */
schille 1:7a96e635f7a7 6918 #define ETH_PTPTSCR_TSE ((uint32_t)0x00000001) /* Time stamp enable */
schille 1:7a96e635f7a7 6919
schille 1:7a96e635f7a7 6920 /* Bit definition for Ethernet PTP Sub-Second Increment Register */
schille 1:7a96e635f7a7 6921 #define ETH_PTPSSIR_STSSI ((uint32_t)0x000000FF) /* System time Sub-second increment value */
schille 1:7a96e635f7a7 6922
schille 1:7a96e635f7a7 6923 /* Bit definition for Ethernet PTP Time Stamp High Register */
schille 1:7a96e635f7a7 6924 #define ETH_PTPTSHR_STS ((uint32_t)0xFFFFFFFF) /* System Time second */
schille 1:7a96e635f7a7 6925
schille 1:7a96e635f7a7 6926 /* Bit definition for Ethernet PTP Time Stamp Low Register */
schille 1:7a96e635f7a7 6927 #define ETH_PTPTSLR_STPNS ((uint32_t)0x80000000) /* System Time Positive or negative time */
schille 1:7a96e635f7a7 6928 #define ETH_PTPTSLR_STSS ((uint32_t)0x7FFFFFFF) /* System Time sub-seconds */
schille 1:7a96e635f7a7 6929
schille 1:7a96e635f7a7 6930 /* Bit definition for Ethernet PTP Time Stamp High Update Register */
schille 1:7a96e635f7a7 6931 #define ETH_PTPTSHUR_TSUS ((uint32_t)0xFFFFFFFF) /* Time stamp update seconds */
schille 1:7a96e635f7a7 6932
schille 1:7a96e635f7a7 6933 /* Bit definition for Ethernet PTP Time Stamp Low Update Register */
schille 1:7a96e635f7a7 6934 #define ETH_PTPTSLUR_TSUPNS ((uint32_t)0x80000000) /* Time stamp update Positive or negative time */
schille 1:7a96e635f7a7 6935 #define ETH_PTPTSLUR_TSUSS ((uint32_t)0x7FFFFFFF) /* Time stamp update sub-seconds */
schille 1:7a96e635f7a7 6936
schille 1:7a96e635f7a7 6937 /* Bit definition for Ethernet PTP Time Stamp Addend Register */
schille 1:7a96e635f7a7 6938 #define ETH_PTPTSAR_TSA ((uint32_t)0xFFFFFFFF) /* Time stamp addend */
schille 1:7a96e635f7a7 6939
schille 1:7a96e635f7a7 6940 /* Bit definition for Ethernet PTP Target Time High Register */
schille 1:7a96e635f7a7 6941 #define ETH_PTPTTHR_TTSH ((uint32_t)0xFFFFFFFF) /* Target time stamp high */
schille 1:7a96e635f7a7 6942
schille 1:7a96e635f7a7 6943 /* Bit definition for Ethernet PTP Target Time Low Register */
schille 1:7a96e635f7a7 6944 #define ETH_PTPTTLR_TTSL ((uint32_t)0xFFFFFFFF) /* Target time stamp low */
schille 1:7a96e635f7a7 6945
schille 1:7a96e635f7a7 6946 /* Bit definition for Ethernet PTP Time Stamp Status Register */
schille 1:7a96e635f7a7 6947 #define ETH_PTPTSSR_TSTTR ((uint32_t)0x00000020) /* Time stamp target time reached */
schille 1:7a96e635f7a7 6948 #define ETH_PTPTSSR_TSSO ((uint32_t)0x00000010) /* Time stamp seconds overflow */
schille 1:7a96e635f7a7 6949
schille 1:7a96e635f7a7 6950 /******************************************************************************/
schille 1:7a96e635f7a7 6951 /* Ethernet DMA Registers bits definition */
schille 1:7a96e635f7a7 6952 /******************************************************************************/
schille 1:7a96e635f7a7 6953
schille 1:7a96e635f7a7 6954 /* Bit definition for Ethernet DMA Bus Mode Register */
schille 1:7a96e635f7a7 6955 #define ETH_DMABMR_AAB ((uint32_t)0x02000000) /* Address-Aligned beats */
schille 1:7a96e635f7a7 6956 #define ETH_DMABMR_FPM ((uint32_t)0x01000000) /* 4xPBL mode */
schille 1:7a96e635f7a7 6957 #define ETH_DMABMR_USP ((uint32_t)0x00800000) /* Use separate PBL */
schille 1:7a96e635f7a7 6958 #define ETH_DMABMR_RDP ((uint32_t)0x007E0000) /* RxDMA PBL */
schille 1:7a96e635f7a7 6959 #define ETH_DMABMR_RDP_1Beat ((uint32_t)0x00020000) /* maximum number of beats to be transferred in one RxDMA transaction is 1 */
schille 1:7a96e635f7a7 6960 #define ETH_DMABMR_RDP_2Beat ((uint32_t)0x00040000) /* maximum number of beats to be transferred in one RxDMA transaction is 2 */
schille 1:7a96e635f7a7 6961 #define ETH_DMABMR_RDP_4Beat ((uint32_t)0x00080000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
schille 1:7a96e635f7a7 6962 #define ETH_DMABMR_RDP_8Beat ((uint32_t)0x00100000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
schille 1:7a96e635f7a7 6963 #define ETH_DMABMR_RDP_16Beat ((uint32_t)0x00200000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
schille 1:7a96e635f7a7 6964 #define ETH_DMABMR_RDP_32Beat ((uint32_t)0x00400000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
schille 1:7a96e635f7a7 6965 #define ETH_DMABMR_RDP_4xPBL_4Beat ((uint32_t)0x01020000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
schille 1:7a96e635f7a7 6966 #define ETH_DMABMR_RDP_4xPBL_8Beat ((uint32_t)0x01040000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
schille 1:7a96e635f7a7 6967 #define ETH_DMABMR_RDP_4xPBL_16Beat ((uint32_t)0x01080000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
schille 1:7a96e635f7a7 6968 #define ETH_DMABMR_RDP_4xPBL_32Beat ((uint32_t)0x01100000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
schille 1:7a96e635f7a7 6969 #define ETH_DMABMR_RDP_4xPBL_64Beat ((uint32_t)0x01200000) /* maximum number of beats to be transferred in one RxDMA transaction is 64 */
schille 1:7a96e635f7a7 6970 #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000) /* maximum number of beats to be transferred in one RxDMA transaction is 128 */
schille 1:7a96e635f7a7 6971 #define ETH_DMABMR_FB ((uint32_t)0x00010000) /* Fixed Burst */
schille 1:7a96e635f7a7 6972 #define ETH_DMABMR_RTPR ((uint32_t)0x0000C000) /* Rx Tx priority ratio */
schille 1:7a96e635f7a7 6973 #define ETH_DMABMR_RTPR_1_1 ((uint32_t)0x00000000) /* Rx Tx priority ratio */
schille 1:7a96e635f7a7 6974 #define ETH_DMABMR_RTPR_2_1 ((uint32_t)0x00004000) /* Rx Tx priority ratio */
schille 1:7a96e635f7a7 6975 #define ETH_DMABMR_RTPR_3_1 ((uint32_t)0x00008000) /* Rx Tx priority ratio */
schille 1:7a96e635f7a7 6976 #define ETH_DMABMR_RTPR_4_1 ((uint32_t)0x0000C000) /* Rx Tx priority ratio */
schille 1:7a96e635f7a7 6977 #define ETH_DMABMR_PBL ((uint32_t)0x00003F00) /* Programmable burst length */
schille 1:7a96e635f7a7 6978 #define ETH_DMABMR_PBL_1Beat ((uint32_t)0x00000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */
schille 1:7a96e635f7a7 6979 #define ETH_DMABMR_PBL_2Beat ((uint32_t)0x00000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */
schille 1:7a96e635f7a7 6980 #define ETH_DMABMR_PBL_4Beat ((uint32_t)0x00000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
schille 1:7a96e635f7a7 6981 #define ETH_DMABMR_PBL_8Beat ((uint32_t)0x00000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
schille 1:7a96e635f7a7 6982 #define ETH_DMABMR_PBL_16Beat ((uint32_t)0x00001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
schille 1:7a96e635f7a7 6983 #define ETH_DMABMR_PBL_32Beat ((uint32_t)0x00002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
schille 1:7a96e635f7a7 6984 #define ETH_DMABMR_PBL_4xPBL_4Beat ((uint32_t)0x01000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
schille 1:7a96e635f7a7 6985 #define ETH_DMABMR_PBL_4xPBL_8Beat ((uint32_t)0x01000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
schille 1:7a96e635f7a7 6986 #define ETH_DMABMR_PBL_4xPBL_16Beat ((uint32_t)0x01000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
schille 1:7a96e635f7a7 6987 #define ETH_DMABMR_PBL_4xPBL_32Beat ((uint32_t)0x01000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
schille 1:7a96e635f7a7 6988 #define ETH_DMABMR_PBL_4xPBL_64Beat ((uint32_t)0x01001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */
schille 1:7a96e635f7a7 6989 #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */
schille 1:7a96e635f7a7 6990 #define ETH_DMABMR_EDE ((uint32_t)0x00000080) /* Enhanced Descriptor Enable */
schille 1:7a96e635f7a7 6991 #define ETH_DMABMR_DSL ((uint32_t)0x0000007C) /* Descriptor Skip Length */
schille 1:7a96e635f7a7 6992 #define ETH_DMABMR_DA ((uint32_t)0x00000002) /* DMA arbitration scheme */
schille 1:7a96e635f7a7 6993 #define ETH_DMABMR_SR ((uint32_t)0x00000001) /* Software reset */
schille 1:7a96e635f7a7 6994
schille 1:7a96e635f7a7 6995 /* Bit definition for Ethernet DMA Transmit Poll Demand Register */
schille 1:7a96e635f7a7 6996 #define ETH_DMATPDR_TPD ((uint32_t)0xFFFFFFFF) /* Transmit poll demand */
schille 1:7a96e635f7a7 6997
schille 1:7a96e635f7a7 6998 /* Bit definition for Ethernet DMA Receive Poll Demand Register */
schille 1:7a96e635f7a7 6999 #define ETH_DMARPDR_RPD ((uint32_t)0xFFFFFFFF) /* Receive poll demand */
schille 1:7a96e635f7a7 7000
schille 1:7a96e635f7a7 7001 /* Bit definition for Ethernet DMA Receive Descriptor List Address Register */
schille 1:7a96e635f7a7 7002 #define ETH_DMARDLAR_SRL ((uint32_t)0xFFFFFFFF) /* Start of receive list */
schille 1:7a96e635f7a7 7003
schille 1:7a96e635f7a7 7004 /* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */
schille 1:7a96e635f7a7 7005 #define ETH_DMATDLAR_STL ((uint32_t)0xFFFFFFFF) /* Start of transmit list */
schille 1:7a96e635f7a7 7006
schille 1:7a96e635f7a7 7007 /* Bit definition for Ethernet DMA Status Register */
schille 1:7a96e635f7a7 7008 #define ETH_DMASR_TSTS ((uint32_t)0x20000000) /* Time-stamp trigger status */
schille 1:7a96e635f7a7 7009 #define ETH_DMASR_PMTS ((uint32_t)0x10000000) /* PMT status */
schille 1:7a96e635f7a7 7010 #define ETH_DMASR_MMCS ((uint32_t)0x08000000) /* MMC status */
schille 1:7a96e635f7a7 7011 #define ETH_DMASR_EBS ((uint32_t)0x03800000) /* Error bits status */
schille 1:7a96e635f7a7 7012 /* combination with EBS[2:0] for GetFlagStatus function */
schille 1:7a96e635f7a7 7013 #define ETH_DMASR_EBS_DescAccess ((uint32_t)0x02000000) /* Error bits 0-data buffer, 1-desc. access */
schille 1:7a96e635f7a7 7014 #define ETH_DMASR_EBS_ReadTransf ((uint32_t)0x01000000) /* Error bits 0-write trnsf, 1-read transfr */
schille 1:7a96e635f7a7 7015 #define ETH_DMASR_EBS_DataTransfTx ((uint32_t)0x00800000) /* Error bits 0-Rx DMA, 1-Tx DMA */
schille 1:7a96e635f7a7 7016 #define ETH_DMASR_TPS ((uint32_t)0x00700000) /* Transmit process state */
schille 1:7a96e635f7a7 7017 #define ETH_DMASR_TPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Tx Command issued */
schille 1:7a96e635f7a7 7018 #define ETH_DMASR_TPS_Fetching ((uint32_t)0x00100000) /* Running - fetching the Tx descriptor */
schille 1:7a96e635f7a7 7019 #define ETH_DMASR_TPS_Waiting ((uint32_t)0x00200000) /* Running - waiting for status */
schille 1:7a96e635f7a7 7020 #define ETH_DMASR_TPS_Reading ((uint32_t)0x00300000) /* Running - reading the data from host memory */
schille 1:7a96e635f7a7 7021 #define ETH_DMASR_TPS_Suspended ((uint32_t)0x00600000) /* Suspended - Tx Descriptor unavailabe */
schille 1:7a96e635f7a7 7022 #define ETH_DMASR_TPS_Closing ((uint32_t)0x00700000) /* Running - closing Rx descriptor */
schille 1:7a96e635f7a7 7023 #define ETH_DMASR_RPS ((uint32_t)0x000E0000) /* Receive process state */
schille 1:7a96e635f7a7 7024 #define ETH_DMASR_RPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Rx Command issued */
schille 1:7a96e635f7a7 7025 #define ETH_DMASR_RPS_Fetching ((uint32_t)0x00020000) /* Running - fetching the Rx descriptor */
schille 1:7a96e635f7a7 7026 #define ETH_DMASR_RPS_Waiting ((uint32_t)0x00060000) /* Running - waiting for packet */
schille 1:7a96e635f7a7 7027 #define ETH_DMASR_RPS_Suspended ((uint32_t)0x00080000) /* Suspended - Rx Descriptor unavailable */
schille 1:7a96e635f7a7 7028 #define ETH_DMASR_RPS_Closing ((uint32_t)0x000A0000) /* Running - closing descriptor */
schille 1:7a96e635f7a7 7029 #define ETH_DMASR_RPS_Queuing ((uint32_t)0x000E0000) /* Running - queuing the recieve frame into host memory */
schille 1:7a96e635f7a7 7030 #define ETH_DMASR_NIS ((uint32_t)0x00010000) /* Normal interrupt summary */
schille 1:7a96e635f7a7 7031 #define ETH_DMASR_AIS ((uint32_t)0x00008000) /* Abnormal interrupt summary */
schille 1:7a96e635f7a7 7032 #define ETH_DMASR_ERS ((uint32_t)0x00004000) /* Early receive status */
schille 1:7a96e635f7a7 7033 #define ETH_DMASR_FBES ((uint32_t)0x00002000) /* Fatal bus error status */
schille 1:7a96e635f7a7 7034 #define ETH_DMASR_ETS ((uint32_t)0x00000400) /* Early transmit status */
schille 1:7a96e635f7a7 7035 #define ETH_DMASR_RWTS ((uint32_t)0x00000200) /* Receive watchdog timeout status */
schille 1:7a96e635f7a7 7036 #define ETH_DMASR_RPSS ((uint32_t)0x00000100) /* Receive process stopped status */
schille 1:7a96e635f7a7 7037 #define ETH_DMASR_RBUS ((uint32_t)0x00000080) /* Receive buffer unavailable status */
schille 1:7a96e635f7a7 7038 #define ETH_DMASR_RS ((uint32_t)0x00000040) /* Receive status */
schille 1:7a96e635f7a7 7039 #define ETH_DMASR_TUS ((uint32_t)0x00000020) /* Transmit underflow status */
schille 1:7a96e635f7a7 7040 #define ETH_DMASR_ROS ((uint32_t)0x00000010) /* Receive overflow status */
schille 1:7a96e635f7a7 7041 #define ETH_DMASR_TJTS ((uint32_t)0x00000008) /* Transmit jabber timeout status */
schille 1:7a96e635f7a7 7042 #define ETH_DMASR_TBUS ((uint32_t)0x00000004) /* Transmit buffer unavailable status */
schille 1:7a96e635f7a7 7043 #define ETH_DMASR_TPSS ((uint32_t)0x00000002) /* Transmit process stopped status */
schille 1:7a96e635f7a7 7044 #define ETH_DMASR_TS ((uint32_t)0x00000001) /* Transmit status */
schille 1:7a96e635f7a7 7045
schille 1:7a96e635f7a7 7046 /* Bit definition for Ethernet DMA Operation Mode Register */
schille 1:7a96e635f7a7 7047 #define ETH_DMAOMR_DTCEFD ((uint32_t)0x04000000) /* Disable Dropping of TCP/IP checksum error frames */
schille 1:7a96e635f7a7 7048 #define ETH_DMAOMR_RSF ((uint32_t)0x02000000) /* Receive store and forward */
schille 1:7a96e635f7a7 7049 #define ETH_DMAOMR_DFRF ((uint32_t)0x01000000) /* Disable flushing of received frames */
schille 1:7a96e635f7a7 7050 #define ETH_DMAOMR_TSF ((uint32_t)0x00200000) /* Transmit store and forward */
schille 1:7a96e635f7a7 7051 #define ETH_DMAOMR_FTF ((uint32_t)0x00100000) /* Flush transmit FIFO */
schille 1:7a96e635f7a7 7052 #define ETH_DMAOMR_TTC ((uint32_t)0x0001C000) /* Transmit threshold control */
schille 1:7a96e635f7a7 7053 #define ETH_DMAOMR_TTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Transmit FIFO is 64 Bytes */
schille 1:7a96e635f7a7 7054 #define ETH_DMAOMR_TTC_128Bytes ((uint32_t)0x00004000) /* threshold level of the MTL Transmit FIFO is 128 Bytes */
schille 1:7a96e635f7a7 7055 #define ETH_DMAOMR_TTC_192Bytes ((uint32_t)0x00008000) /* threshold level of the MTL Transmit FIFO is 192 Bytes */
schille 1:7a96e635f7a7 7056 #define ETH_DMAOMR_TTC_256Bytes ((uint32_t)0x0000C000) /* threshold level of the MTL Transmit FIFO is 256 Bytes */
schille 1:7a96e635f7a7 7057 #define ETH_DMAOMR_TTC_40Bytes ((uint32_t)0x00010000) /* threshold level of the MTL Transmit FIFO is 40 Bytes */
schille 1:7a96e635f7a7 7058 #define ETH_DMAOMR_TTC_32Bytes ((uint32_t)0x00014000) /* threshold level of the MTL Transmit FIFO is 32 Bytes */
schille 1:7a96e635f7a7 7059 #define ETH_DMAOMR_TTC_24Bytes ((uint32_t)0x00018000) /* threshold level of the MTL Transmit FIFO is 24 Bytes */
schille 1:7a96e635f7a7 7060 #define ETH_DMAOMR_TTC_16Bytes ((uint32_t)0x0001C000) /* threshold level of the MTL Transmit FIFO is 16 Bytes */
schille 1:7a96e635f7a7 7061 #define ETH_DMAOMR_ST ((uint32_t)0x00002000) /* Start/stop transmission command */
schille 1:7a96e635f7a7 7062 #define ETH_DMAOMR_FEF ((uint32_t)0x00000080) /* Forward error frames */
schille 1:7a96e635f7a7 7063 #define ETH_DMAOMR_FUGF ((uint32_t)0x00000040) /* Forward undersized good frames */
schille 1:7a96e635f7a7 7064 #define ETH_DMAOMR_RTC ((uint32_t)0x00000018) /* receive threshold control */
schille 1:7a96e635f7a7 7065 #define ETH_DMAOMR_RTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Receive FIFO is 64 Bytes */
schille 1:7a96e635f7a7 7066 #define ETH_DMAOMR_RTC_32Bytes ((uint32_t)0x00000008) /* threshold level of the MTL Receive FIFO is 32 Bytes */
schille 1:7a96e635f7a7 7067 #define ETH_DMAOMR_RTC_96Bytes ((uint32_t)0x00000010) /* threshold level of the MTL Receive FIFO is 96 Bytes */
schille 1:7a96e635f7a7 7068 #define ETH_DMAOMR_RTC_128Bytes ((uint32_t)0x00000018) /* threshold level of the MTL Receive FIFO is 128 Bytes */
schille 1:7a96e635f7a7 7069 #define ETH_DMAOMR_OSF ((uint32_t)0x00000004) /* operate on second frame */
schille 1:7a96e635f7a7 7070 #define ETH_DMAOMR_SR ((uint32_t)0x00000002) /* Start/stop receive */
schille 1:7a96e635f7a7 7071
schille 1:7a96e635f7a7 7072 /* Bit definition for Ethernet DMA Interrupt Enable Register */
schille 1:7a96e635f7a7 7073 #define ETH_DMAIER_NISE ((uint32_t)0x00010000) /* Normal interrupt summary enable */
schille 1:7a96e635f7a7 7074 #define ETH_DMAIER_AISE ((uint32_t)0x00008000) /* Abnormal interrupt summary enable */
schille 1:7a96e635f7a7 7075 #define ETH_DMAIER_ERIE ((uint32_t)0x00004000) /* Early receive interrupt enable */
schille 1:7a96e635f7a7 7076 #define ETH_DMAIER_FBEIE ((uint32_t)0x00002000) /* Fatal bus error interrupt enable */
schille 1:7a96e635f7a7 7077 #define ETH_DMAIER_ETIE ((uint32_t)0x00000400) /* Early transmit interrupt enable */
schille 1:7a96e635f7a7 7078 #define ETH_DMAIER_RWTIE ((uint32_t)0x00000200) /* Receive watchdog timeout interrupt enable */
schille 1:7a96e635f7a7 7079 #define ETH_DMAIER_RPSIE ((uint32_t)0x00000100) /* Receive process stopped interrupt enable */
schille 1:7a96e635f7a7 7080 #define ETH_DMAIER_RBUIE ((uint32_t)0x00000080) /* Receive buffer unavailable interrupt enable */
schille 1:7a96e635f7a7 7081 #define ETH_DMAIER_RIE ((uint32_t)0x00000040) /* Receive interrupt enable */
schille 1:7a96e635f7a7 7082 #define ETH_DMAIER_TUIE ((uint32_t)0x00000020) /* Transmit Underflow interrupt enable */
schille 1:7a96e635f7a7 7083 #define ETH_DMAIER_ROIE ((uint32_t)0x00000010) /* Receive Overflow interrupt enable */
schille 1:7a96e635f7a7 7084 #define ETH_DMAIER_TJTIE ((uint32_t)0x00000008) /* Transmit jabber timeout interrupt enable */
schille 1:7a96e635f7a7 7085 #define ETH_DMAIER_TBUIE ((uint32_t)0x00000004) /* Transmit buffer unavailable interrupt enable */
schille 1:7a96e635f7a7 7086 #define ETH_DMAIER_TPSIE ((uint32_t)0x00000002) /* Transmit process stopped interrupt enable */
schille 1:7a96e635f7a7 7087 #define ETH_DMAIER_TIE ((uint32_t)0x00000001) /* Transmit interrupt enable */
schille 1:7a96e635f7a7 7088
schille 1:7a96e635f7a7 7089 /* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */
schille 1:7a96e635f7a7 7090 #define ETH_DMAMFBOCR_OFOC ((uint32_t)0x10000000) /* Overflow bit for FIFO overflow counter */
schille 1:7a96e635f7a7 7091 #define ETH_DMAMFBOCR_MFA ((uint32_t)0x0FFE0000) /* Number of frames missed by the application */
schille 1:7a96e635f7a7 7092 #define ETH_DMAMFBOCR_OMFC ((uint32_t)0x00010000) /* Overflow bit for missed frame counter */
schille 1:7a96e635f7a7 7093 #define ETH_DMAMFBOCR_MFC ((uint32_t)0x0000FFFF) /* Number of frames missed by the controller */
schille 1:7a96e635f7a7 7094
schille 1:7a96e635f7a7 7095 /* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */
schille 1:7a96e635f7a7 7096 #define ETH_DMACHTDR_HTDAP ((uint32_t)0xFFFFFFFF) /* Host transmit descriptor address pointer */
schille 1:7a96e635f7a7 7097
schille 1:7a96e635f7a7 7098 /* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */
schille 1:7a96e635f7a7 7099 #define ETH_DMACHRDR_HRDAP ((uint32_t)0xFFFFFFFF) /* Host receive descriptor address pointer */
schille 1:7a96e635f7a7 7100
schille 1:7a96e635f7a7 7101 /* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */
schille 1:7a96e635f7a7 7102 #define ETH_DMACHTBAR_HTBAP ((uint32_t)0xFFFFFFFF) /* Host transmit buffer address pointer */
schille 1:7a96e635f7a7 7103
schille 1:7a96e635f7a7 7104 /* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */
schille 1:7a96e635f7a7 7105 #define ETH_DMACHRBAR_HRBAP ((uint32_t)0xFFFFFFFF) /* Host receive buffer address pointer */
schille 1:7a96e635f7a7 7106
schille 1:7a96e635f7a7 7107 /**
schille 1:7a96e635f7a7 7108 *
schille 1:7a96e635f7a7 7109 */
schille 1:7a96e635f7a7 7110
schille 1:7a96e635f7a7 7111 /**
schille 1:7a96e635f7a7 7112 * @}
schille 1:7a96e635f7a7 7113 */
schille 1:7a96e635f7a7 7114
schille 1:7a96e635f7a7 7115 #ifdef USE_STDPERIPH_DRIVER
schille 1:7a96e635f7a7 7116 #include "stm32f4xx_conf.h"
schille 1:7a96e635f7a7 7117 #endif /* USE_STDPERIPH_DRIVER */
schille 1:7a96e635f7a7 7118
schille 1:7a96e635f7a7 7119 /** @addtogroup Exported_macro
schille 1:7a96e635f7a7 7120 * @{
schille 1:7a96e635f7a7 7121 */
schille 1:7a96e635f7a7 7122
schille 1:7a96e635f7a7 7123 #define SET_BIT(REG, BIT) ((REG) |= (BIT))
schille 1:7a96e635f7a7 7124
schille 1:7a96e635f7a7 7125 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT))
schille 1:7a96e635f7a7 7126
schille 1:7a96e635f7a7 7127 #define READ_BIT(REG, BIT) ((REG) & (BIT))
schille 1:7a96e635f7a7 7128
schille 1:7a96e635f7a7 7129 #define CLEAR_REG(REG) ((REG) = (0x0))
schille 1:7a96e635f7a7 7130
schille 1:7a96e635f7a7 7131 #define WRITE_REG(REG, VAL) ((REG) = (VAL))
schille 1:7a96e635f7a7 7132
schille 1:7a96e635f7a7 7133 #define READ_REG(REG) ((REG))
schille 1:7a96e635f7a7 7134
schille 1:7a96e635f7a7 7135 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
schille 1:7a96e635f7a7 7136
schille 1:7a96e635f7a7 7137 /**
schille 1:7a96e635f7a7 7138 * @}
schille 1:7a96e635f7a7 7139 */
schille 1:7a96e635f7a7 7140
schille 1:7a96e635f7a7 7141 #ifdef __cplusplus
schille 1:7a96e635f7a7 7142 }
schille 1:7a96e635f7a7 7143 #endif /* __cplusplus */
schille 1:7a96e635f7a7 7144
schille 1:7a96e635f7a7 7145 #endif /* __STM32F4xx_H */
schille 1:7a96e635f7a7 7146
schille 1:7a96e635f7a7 7147 /**
schille 1:7a96e635f7a7 7148 * @}
schille 1:7a96e635f7a7 7149 */
schille 1:7a96e635f7a7 7150
schille 1:7a96e635f7a7 7151 /**
schille 1:7a96e635f7a7 7152 * @}
schille 1:7a96e635f7a7 7153 */
schille 1:7a96e635f7a7 7154
schille 1:7a96e635f7a7 7155 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/