Renesas / GR-PEACH_video

Video library for GR-PEACH

Dependents:   Trace_Program2 GR-PEACH_Camera_in_barcode GR-PEACH_LCD_sample GR-PEACH_LCD_4_3inch_sample ... more

Video ｌibrary for GR-PEACH.

Hello World!

Import programGR-PEACH_Camera_in

Camera in sample for GR-PEACH. This sample works on GR-LYCHEE besides GR-PEACH.

Last commit 28 Dec 2018 by Renesas

API

Import library
GR-PEACH_video - DisplayBase Class Reference

Data Structures

struct lcd_config_t
LCD configuration. More...
struct rect_t
The relative position within the graphics display area. More...
struct video_ext_in_config_t
Digital Video Input configuration. More...

Public Types

enum video_input_channel_t { VIDEO_INPUT_CHANNEL_0 = 0, VIDEO_INPUT_CHANNEL_1 }

Video input channel select.

More...
enum graphics_layer_t { GRAPHICS_LAYER_0 = 0, GRAPHICS_LAYER_1 , GRAPHICS_LAYER_2 , GRAPHICS_LAYER_3 }

Graphics layer select.

More...
enum graphics_error_t {
GRAPHICS_OK = 0, GRAPHICS_VDC5_ERR = -1, GRAPHICS_FORMA_ERR = -2, GRAPHICS_LAYER_ERR = -3,
GRAPHICS_CHANNLE_ERR = -4, GRAPHICS_VIDEO_NTSC_SIZE_ERR = -5, GRAPHICS_VIDEO_PAL_SIZE_ERR = -6, GRAPHICS_PARAM_RANGE_ERR = -7
}

Error codes.

More...
enum graphics_format_t { GRAPHICS_FORMAT_YCBCR422 = 0, GRAPHICS_FORMAT_RGB565 , GRAPHICS_FORMAT_RGB888 , GRAPHICS_FORMAT_ARGB8888 }

Graphics layer read format selects.

More...
enum video_format_t { VIDEO_FORMAT_YCBCR422 = 0, VIDEO_FORMAT_RGB565 , VIDEO_FORMAT_RGB888 }

Video writing format selects.

More...
enum wr_rd_swa_t {
WR_RD_WRSWA_NON = 0, WR_RD_WRSWA_8BIT , WR_RD_WRSWA_16BIT , WR_RD_WRSWA_16_8BIT ,
WR_RD_WRSWA_32BIT , WR_RD_WRSWA_32_8BIT , WR_RD_WRSWA_32_16BIT , WR_RD_WRSWA_32_16_8BIT
}

Frame buffer swap setting.

More...
enum lcd_tcon_pin_t { LCD_TCON_PIN_NON = -1, LCD_TCON_PIN_0 , LCD_TCON_PIN_1 , LCD_TCON_PIN_2 }

LCD tcon output pin selects.

More...
enum lcd_outformat_t { LCD_OUTFORMAT_RGB888 = 0, LCD_OUTFORMAT_RGB666 , LCD_OUTFORMAT_RGB565 }

LCD output format selects.

More...
enum edge_t { EDGE_RISING = 0, EDGE_FALLING = 1 }

Edge of a signal.

More...
enum lcd_type_t { LCD_TYPE_LVDS = 0, LCD_TYPE_PARALLEL_RGB }

LCD type.

More...
enum sig_pol_t { SIG_POL_NOT_INVERTED = 0, SIG_POL_INVERTED }

Polarity of a signal.

More...
enum int_type_t {
INT_TYPE_S0_VI_VSYNC = 0, INT_TYPE_S0_LO_VSYNC , INT_TYPE_S0_VSYNCERR , INT_TYPE_VLINE ,
INT_TYPE_S0_VFIELD , INT_TYPE_IV1_VBUFERR , INT_TYPE_IV3_VBUFERR , INT_TYPE_IV5_VBUFERR ,
INT_TYPE_IV6_VBUFERR , INT_TYPE_S0_WLINE , INT_TYPE_S1_VI_VSYNC , INT_TYPE_S1_LO_VSYNC ,
INT_TYPE_S1_VSYNCERR , INT_TYPE_S1_VFIELD , INT_TYPE_IV2_VBUFERR , INT_TYPE_IV4_VBUFERR ,
INT_TYPE_S1_WLINE , INT_TYPE_OIR_VI_VSYNC , INT_TYPE_OIR_LO_VSYNC , INT_TYPE_OIR_VLINE ,
INT_TYPE_OIR_VFIELD , INT_TYPE_IV7_VBUFERR , INT_TYPE_IV8_VBUFERR , INT_TYPE_NUM
}

Interrupt type.

More...
enum graphics_video_col_sys_t {
COL_SYS_NTSC_358 = 0, COL_SYS_NTSC_443 = 1, COL_SYS_PAL_443 = 2, COL_SYS_PAL_M = 3,
COL_SYS_PAL_N = 4, COL_SYS_SECAM = 5, COL_SYS_NTSC_443_60 = 6, COL_SYS_PAL_60 = 7
}

Video color system.

More...
enum video_input_sel_t { INPUT_SEL_VDEC = 0, INPUT_SEL_EXT = 1 }

External Input select.

More...
enum video_extin_format_t {
VIDEO_EXTIN_FORMAT_RGB888 = 0, VIDEO_EXTIN_FORMAT_RGB666 , VIDEO_EXTIN_FORMAT_RGB565 , VIDEO_EXTIN_FORMAT_BT656 ,
VIDEO_EXTIN_FORMAT_BT601 , VIDEO_EXTIN_FORMAT_YCBCR422 , VIDEO_EXTIN_FORMAT_YCBCR444
}

External input format select.

More...
enum onoff_t { OFF = 0, ON = 1 }

On/off.

More...
enum extin_input_line_t { EXTIN_LINE_525 = 0, EXTIN_LINE_625 = 1 }

Number of lines for BT.656 external input.

More...
enum extin_h_pos_t { EXTIN_H_POS_CBYCRY = 0, EXTIN_H_POS_YCRYCB , EXTIN_H_POS_CRYCBY , EXTIN_H_POS_YCBYCR }

Y/Cb/Y/Cr data string start timing.

More...

Public Member Functions

DisplayBase (void)
Constructor method of display base object.
graphics_error_t Graphics_init ( lcd_config_t *lcd_config)
Graphics initialization processing
If not using display, set NULL in parameter.
graphics_error_t Graphics_Video_init ( video_input_sel_t video_input_sel, video_ext_in_config_t *video_ext_in_config)
Graphics Video initialization processing
If setting INPUT_SEL_VDEC in video_input_sel parameter, set NULL in video_ext_in_config parameter.
graphics_error_t Graphics_Lcd_Port_Init (PinName *pin, unsigned int pin_count)
LCD output port initialization processing.
graphics_error_t Graphics_Lvds_Port_Init (PinName *pin, unsigned int pin_count)
LVDS output port initialization processing.
graphics_error_t Graphics_Dvinput_Port_Init (PinName *pin, unsigned int pin_count)
Digital video input port initialization processing.
graphics_error_t Graphics_Irq_Handler_Set ( int_type_t Graphics_Irq_Handler_Set, unsigned short num, void(*callback)( int_type_t ))
Interrupt callback setup This function performs the following processing:

  • Enables the interrupt when the pointer to the corresponding interrupt callback function is specified.

graphics_error_t Graphics_Start ( graphics_layer_t layer_id)
Start the graphics surface read process.
graphics_error_t Graphics_Stop ( graphics_layer_t layer_id)
Stop the graphics surface read process.
graphics_error_t Video_Start ( video_input_channel_t video_input_channel)
Start the video surface write process.
graphics_error_t Video_Stop ( video_input_channel_t video_input_channel)
Stop the video surface write process.
graphics_error_t Graphics_Read_Setting ( graphics_layer_t layer_id, void *framebuff, unsigned int fb_stride, graphics_format_t gr_format, wr_rd_swa_t wr_rd_swa, rect_t *gr_rect)
Graphics surface read process setting.
graphics_error_t Graphics_Read_Change ( graphics_layer_t layer_id, void *framebuff)
Graphics surface read buffer change process.
graphics_error_t Video_Write_Setting ( video_input_channel_t video_input_channel, graphics_video_col_sys_t col_sys, void *framebuff, unsigned int fb_stride, video_format_t video_format, wr_rd_swa_t wr_rd_swa, unsigned short video_write_buff_vw, unsigned short video_write_buff_hw)
Video surface write process setting.
graphics_error_t Video_Write_Change ( video_input_channel_t video_input_channel, void *framebuff, uint32_t fb_stride)
Video surface write buffer change process.

Interface

See the Pinout page for more details

drivers/vdec/src/r_vdec_register.h@0:853f5b7408a7, 2015-06-26 (annotated)

Committer:
dkato
Date:
Fri Jun 26 02:17:53 2015 +0000
Revision:
0:853f5b7408a7
first commit

Who changed what in which revision?

UserRevisionLine numberNew contents of line
dkato 0:853f5b7408a7 1 /*******************************************************************************
dkato 0:853f5b7408a7 2 * DISCLAIMER
dkato 0:853f5b7408a7 3 * This software is supplied by Renesas Electronics Corporation and is only
dkato 0:853f5b7408a7 4 * intended for use with Renesas products. No other uses are authorized. This
dkato 0:853f5b7408a7 5 * software is owned by Renesas Electronics Corporation and is protected under
dkato 0:853f5b7408a7 6 * all applicable laws, including copyright laws.
dkato 0:853f5b7408a7 7 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
dkato 0:853f5b7408a7 8 * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
dkato 0:853f5b7408a7 9 * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
dkato 0:853f5b7408a7 10 * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
dkato 0:853f5b7408a7 11 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
dkato 0:853f5b7408a7 12 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
dkato 0:853f5b7408a7 13 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
dkato 0:853f5b7408a7 14 * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
dkato 0:853f5b7408a7 15 * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
dkato 0:853f5b7408a7 16 * Renesas reserves the right, without notice, to make changes to this software
dkato 0:853f5b7408a7 17 * and to discontinue the availability of this software. By using this software,
dkato 0:853f5b7408a7 18 * you agree to the additional terms and conditions found by accessing the
dkato 0:853f5b7408a7 19 * following link:
dkato 0:853f5b7408a7 20 * http://www.renesas.com/disclaimer
dkato 0:853f5b7408a7 21 * Copyright (C) 2012 - 2015 Renesas Electronics Corporation. All rights reserved.
dkato 0:853f5b7408a7 22 *******************************************************************************/
dkato 0:853f5b7408a7 23 /**************************************************************************//**
dkato 0:853f5b7408a7 24 * @file r_vdec_register.h
dkato 0:853f5b7408a7 25 * @version 1.00
dkato 0:853f5b7408a7 26 * $Rev: 199 $
dkato 0:853f5b7408a7 27 * $Date:: 2014-05-23 16:33:52 +0900#$
dkato 0:853f5b7408a7 28 * @brief VDEC driver register setup definitions
dkato 0:853f5b7408a7 29 ******************************************************************************/
dkato 0:853f5b7408a7 30
dkato 0:853f5b7408a7 31 #ifndef R_VDEC_REGISTER_H
dkato 0:853f5b7408a7 32 #define R_VDEC_REGISTER_H
dkato 0:853f5b7408a7 33
dkato 0:853f5b7408a7 34 /******************************************************************************
dkato 0:853f5b7408a7 35 Includes <System Includes> , "Project Includes"
dkato 0:853f5b7408a7 36 ******************************************************************************/
dkato 0:853f5b7408a7 37 #include "r_vdec.h"
dkato 0:853f5b7408a7 38 #include "r_vdec_user.h"
dkato 0:853f5b7408a7 39
dkato 0:853f5b7408a7 40
dkato 0:853f5b7408a7 41 /******************************************************************************
dkato 0:853f5b7408a7 42 Macro definitions
dkato 0:853f5b7408a7 43 ******************************************************************************/
dkato 0:853f5b7408a7 44
dkato 0:853f5b7408a7 45 /******************************************************************************
dkato 0:853f5b7408a7 46 Typedef definitions
dkato 0:853f5b7408a7 47 ******************************************************************************/
dkato 0:853f5b7408a7 48 /*! VDEC register address list */
dkato 0:853f5b7408a7 49 typedef struct {
dkato 0:853f5b7408a7 50 volatile uint16_t * adccr1;
dkato 0:853f5b7408a7 51 volatile uint16_t * tgcr1;
dkato 0:853f5b7408a7 52 volatile uint16_t * tgcr2;
dkato 0:853f5b7408a7 53 volatile uint16_t * tgcr3;
dkato 0:853f5b7408a7 54 volatile uint16_t * synscr1;
dkato 0:853f5b7408a7 55 volatile uint16_t * synscr2;
dkato 0:853f5b7408a7 56 volatile uint16_t * synscr3;
dkato 0:853f5b7408a7 57 volatile uint16_t * synscr4;
dkato 0:853f5b7408a7 58 volatile uint16_t * synscr5;
dkato 0:853f5b7408a7 59 volatile uint16_t * hafccr1;
dkato 0:853f5b7408a7 60 volatile uint16_t * hafccr2;
dkato 0:853f5b7408a7 61 volatile uint16_t * hafccr3;
dkato 0:853f5b7408a7 62 volatile uint16_t * vcdwcr1;
dkato 0:853f5b7408a7 63 volatile uint16_t * dcpcr1;
dkato 0:853f5b7408a7 64 volatile uint16_t * dcpcr2;
dkato 0:853f5b7408a7 65 volatile uint16_t * dcpcr3;
dkato 0:853f5b7408a7 66 volatile uint16_t * dcpcr4;
dkato 0:853f5b7408a7 67 volatile uint16_t * dcpcr5;
dkato 0:853f5b7408a7 68 volatile uint16_t * dcpcr6;
dkato 0:853f5b7408a7 69 volatile uint16_t * dcpcr7;
dkato 0:853f5b7408a7 70 volatile uint16_t * dcpcr8;
dkato 0:853f5b7408a7 71 volatile uint16_t * nsdcr;
dkato 0:853f5b7408a7 72 volatile uint16_t * btlcr;
dkato 0:853f5b7408a7 73 volatile uint16_t * btgpcr;
dkato 0:853f5b7408a7 74 volatile uint16_t * acccr1;
dkato 0:853f5b7408a7 75 volatile uint16_t * acccr2;
dkato 0:853f5b7408a7 76 volatile uint16_t * acccr3;
dkato 0:853f5b7408a7 77 volatile uint16_t * tintcr;
dkato 0:853f5b7408a7 78 volatile uint16_t * ycdcr;
dkato 0:853f5b7408a7 79 volatile uint16_t * agccr1;
dkato 0:853f5b7408a7 80 volatile uint16_t * agccr2;
dkato 0:853f5b7408a7 81 volatile uint16_t * pklimitcr;
dkato 0:853f5b7408a7 82 volatile uint16_t * rgorcr1;
dkato 0:853f5b7408a7 83 volatile uint16_t * rgorcr2;
dkato 0:853f5b7408a7 84 volatile uint16_t * rgorcr3;
dkato 0:853f5b7408a7 85 volatile uint16_t * rgorcr4;
dkato 0:853f5b7408a7 86 volatile uint16_t * rgorcr5;
dkato 0:853f5b7408a7 87 volatile uint16_t * rgorcr6;
dkato 0:853f5b7408a7 88 volatile uint16_t * rgorcr7;
dkato 0:853f5b7408a7 89 volatile uint16_t * afcpfcr;
dkato 0:853f5b7408a7 90 volatile uint16_t * rupdcr;
dkato 0:853f5b7408a7 91 volatile uint16_t * vsyncsr;
dkato 0:853f5b7408a7 92 volatile uint16_t * hsyncsr;
dkato 0:853f5b7408a7 93 volatile uint16_t * dcpsr1;
dkato 0:853f5b7408a7 94 volatile uint16_t * dcpsr2;
dkato 0:853f5b7408a7 95 volatile uint16_t * nsdsr;
dkato 0:853f5b7408a7 96 volatile uint16_t * cromasr1;
dkato 0:853f5b7408a7 97 volatile uint16_t * cromasr2;
dkato 0:853f5b7408a7 98 volatile uint16_t * syncssr;
dkato 0:853f5b7408a7 99 volatile uint16_t * agccsr1;
dkato 0:853f5b7408a7 100 volatile uint16_t * agccsr2;
dkato 0:853f5b7408a7 101 volatile uint16_t * ycscr3;
dkato 0:853f5b7408a7 102 volatile uint16_t * ycscr4;
dkato 0:853f5b7408a7 103 volatile uint16_t * ycscr5;
dkato 0:853f5b7408a7 104 volatile uint16_t * ycscr6;
dkato 0:853f5b7408a7 105 volatile uint16_t * ycscr7;
dkato 0:853f5b7408a7 106 volatile uint16_t * ycscr8;
dkato 0:853f5b7408a7 107 volatile uint16_t * ycscr9;
dkato 0:853f5b7408a7 108 volatile uint16_t * ycscr11;
dkato 0:853f5b7408a7 109 volatile uint16_t * ycscr12;
dkato 0:853f5b7408a7 110 volatile uint16_t * dcpcr9;
dkato 0:853f5b7408a7 111 volatile uint16_t * ygaincr;
dkato 0:853f5b7408a7 112 volatile uint16_t * cbgaincr;
dkato 0:853f5b7408a7 113 volatile uint16_t * crgaincr;
dkato 0:853f5b7408a7 114 volatile uint16_t * pga_update;
dkato 0:853f5b7408a7 115 volatile uint16_t * pgacr;
dkato 0:853f5b7408a7 116 volatile uint16_t * adccr2;
dkato 0:853f5b7408a7 117 } vdec_reg_address_t;
dkato 0:853f5b7408a7 118
dkato 0:853f5b7408a7 119 /*! VDEC register address list (for 2D filter tap coefficient) */
dkato 0:853f5b7408a7 120 typedef struct {
dkato 0:853f5b7408a7 121 volatile uint16_t * yctwa_f[VDEC_CHRFIL_TAPCOEF_NUM];
dkato 0:853f5b7408a7 122 volatile uint16_t * yctwb_f[VDEC_CHRFIL_TAPCOEF_NUM];
dkato 0:853f5b7408a7 123 volatile uint16_t * yctna_f[VDEC_CHRFIL_TAPCOEF_NUM];
dkato 0:853f5b7408a7 124 volatile uint16_t * yctnb_f[VDEC_CHRFIL_TAPCOEF_NUM];
dkato 0:853f5b7408a7 125 } vdec_filter_reg_address_t;
dkato 0:853f5b7408a7 126
dkato 0:853f5b7408a7 127
dkato 0:853f5b7408a7 128 /******************************************************************************
dkato 0:853f5b7408a7 129 Variable Externs
dkato 0:853f5b7408a7 130 ******************************************************************************/
dkato 0:853f5b7408a7 131 extern const vdec_reg_address_t vdec_reg_address[VDEC_CHANNEL_NUM];
dkato 0:853f5b7408a7 132 extern const vdec_filter_reg_address_t vdec_filter_reg_address[VDEC_CHANNEL_NUM];
dkato 0:853f5b7408a7 133
dkato 0:853f5b7408a7 134
dkato 0:853f5b7408a7 135 /******************************************************************************
dkato 0:853f5b7408a7 136 Functions Prototypes
dkato 0:853f5b7408a7 137 ******************************************************************************/
dkato 0:853f5b7408a7 138 void VDEC_Initialize(const vdec_channel_t ch, const vdec_adc_vinsel_t vinsel);
dkato 0:853f5b7408a7 139 void VDEC_ActivePeriod(const vdec_channel_t ch, const vdec_active_period_t * const param);
dkato 0:853f5b7408a7 140 void VDEC_SyncSeparation(const vdec_channel_t ch, const vdec_sync_separation_t * const param);
dkato 0:853f5b7408a7 141 void VDEC_YcSeparation(const vdec_channel_t ch, const vdec_yc_separation_t * const param);
dkato 0:853f5b7408a7 142 void VDEC_ChromaDecoding(const vdec_channel_t ch, const vdec_chroma_decoding_t * const param);
dkato 0:853f5b7408a7 143 void VDEC_DigitalClamp(const vdec_channel_t ch, const vdec_degital_clamp_t * const param);
dkato 0:853f5b7408a7 144 void VDEC_Output(const vdec_channel_t ch, const vdec_output_t * const param);
dkato 0:853f5b7408a7 145 void VDEC_Query(
dkato 0:853f5b7408a7 146 const vdec_channel_t ch,
dkato 0:853f5b7408a7 147 vdec_q_sync_sep_t * const q_sync_sep,
dkato 0:853f5b7408a7 148 vdec_q_agc_t * const q_agc,
dkato 0:853f5b7408a7 149 vdec_q_chroma_dec_t * const q_chroma_dec,
dkato 0:853f5b7408a7 150 vdec_q_digital_clamp_t * const q_digital_clamp);
dkato 0:853f5b7408a7 151
dkato 0:853f5b7408a7 152
dkato 0:853f5b7408a7 153 #endif /* R_VDEC_REGISTER_H */