

DIE HOCHSCHULE, DIE MEHR KANN.

Electronic and Microcontroller





Topic 3 – Serial Communication

>Data transmission
>USART fundamentals
>USART - STM32
>SPI
>I2C
>PS/2 Keyboard

<u>https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-transmitter</u> <u>https://upload.wikimedia.org/wikipedia/commons/1/1f/Serial_Programming.pdf</u>



Data Transmission

Inside the CPU or Microcontroller data is transmitted in Parallel using Buses (8/16/32 Bit).

For long distances we use a single wire and serial transmission.





Serial Data Transmission

We can use our Digital Input and Output Pins to transmit data from one Microcontroller to the other.

We need to write a pice of software to convert an 8-Bit integer value (int x=0xA5;) into 8 single bits, we do not use 1 Bit (boolean) arrays to store numbers! $Perimal 47 \rightarrow On1011115 3,31$

We need to use the <u>Modulus Operator</u> % and the Shift Operator << left - right >>

https://www.cprogramming.com/tutorial/modulus.html

https://www.geeksforgeeks.org/bitwise-operators-in-c-cpp/

Data Transmit

```
#include "mbed.h"
             PA_5
DigitalOut led(LEX1);
bool b[10]{0,1,0,1,0,1,0,1,0,1}; // Boolean Array initialised
```

```
int main() {
  while (1) {
    for(int i=0; i<10; i++)
     {
      led = b[i];
      wait_ms(500);
  wait_ms(2000);
  }
}
```

// wait to see that the for loop has finished

Data Transmit – Modulo & Shift



FH Campus Wien | Bachelorstudiengang Computer Science and Digital Communications | Electronic and Microcontroller - 2019

Data Receive

Using DigitalIn btn(BUTTON1); Write a function to receive serial data by User-Button press&release .

Think first !!!!

What challenges will you face? Velche Geschwindigheit => Dalenrale? Vann beginnt & endet die Datenüberhagung Asynchrone Überhagung, Onterrate fix Start & slop Sit Synchrone Überrapung -> 2/e Leitung -> Clock

FH Campus Wien | Bachelorstudiengang Computer Science and Agital Communications | Electronic and Microcontroller - 2019



FH Campus Wien | Bachelorstudiengang Computer Science and Digital Communications | Electronic and Microcontroller - 2019

Data Receive - 1/2 boud = Bit /sek

#include "mbed.h"





Universal Synchronus / **Asynchronus Receiver Transmitter** C = 0rhar ASCII Format codert 0-0 0110 0001 6 0×61 47 -> Alle Anturles sure *

Universal Synchronus / Asynchronus Receiver Transmitter







Universal Synchronus / Asynchronus Receiver Transmitter 2 Techerner

RxD – Receive Data

TxD – Transmit Data

GND

Point-to-Point Connection / Transmission

The Transmit-Pin (Tx) from the Sender hast to be connected with the Receive-Pin (Rx) from the Receiver.

Asynchronus works without a clock signal that shows when the data is valid. As a result both microcontrollers need to use the same data transmission rate well known as the baudrate ! (Typical values are 9600 // 19200 // 57600 // 115200)

Additional Control Lines -> RS232

FH Campus Wien | Bachelorstude Communications | Electronic and Microcontroller - 2019

CT (uhe MX

Universal Synchronus / Asynchronus Receiver Transmitter

0x61 U110 0001

Syncronisation Daten low & high Check

9600 8O1 = 9600 Baud; 8 Datenbits; odd Parity; 1 Stopbit ASCII "G" = \$47 = 0100 0111





USB -> USART



Durch die weite Verbreitung der Arduino-Plattform und dem stetigen Wachstum der Maker-Community sind Adapter verfügbar die von USB auf USART mit einem Spannungspegel von 5V bzw. 3,3V wandeln.



USART – STM32





FH Campus Wien | Bachelorstudiengang Computer Science and Digital Communications | Electronic and Microcontroller - 2019

USART – STM32

USART name	Standard features	Modem (RTS/CTS)	LIN	SPI master	irDA	Smartcard (ISO 7816)	Max. baud rate in Mbit/s (oversampling by 16)	Max. baud rate in Mbit/s (oversampling by 8)	APB mapping	
USART1	х	х	х	х	х	х	5.25	10.5	APB2 (max. 84 MHz)	
USART2	х	х	х	х	х	х	2.62	5.25	APB1 (max. 42 MHz)	
USART3	х	х	Х	х	х	х	2.62	5.25	APB1 (max. 42 MHz)	
UART4	х	-	Х	-	х	-	2.62	5.25	APB1 (max. 42 MHz)	
UART5	х	-	Х	-	х	-	2.62	5.25	APB1 (max. 42 MHz)	
USART6	х	х	Х	х	х	х	5.25	10.5	APB2 (max. 84 MHz)	

USART – STM32

The universal synchronous asynchronous receiver transmitter (USART) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The USART offers a very wide range of baud rates using a fractional baud rate generator.

It supports synchronous one-way communication and half-duplex single wire communication. It also supports the LIN (local interconnection network), Smartcard Protocol and IrDA (infrared data association) SIR ENDEC specifications, and modem operations (CTS/RTS). It allows multiprocessor communication.

High speed data communication is possible by using the DMA for multibuffer configuration.

RX: Receive Data Input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

TX: Transmit Data Output. When the transmitter is disabled, the output pin returns to its I/O port configuration. When the transmitter is enabled and nothing is to be transmitted, the TX pin is at high level. In single-wire and smartcard modes, this I/O is used to transmit and receive the data (at USART level, data are then received on SW_RX).

USART – STM32 - STLink

STM32 with Software (Firmware) for:

- >Debug & Trace
- >Software upload flashen
- >Virtual Disk (copy binary to upload new SW)
- >Virtual Com Port

>USART to USB Tunnel



FH Campus Wien | Bachelorstudiengang Computer Science and Digital Communications | Electronic and Microcontroller - 2019

#include "mbed.h"

//----// Hyperterminal configuration
// 9600 bauds, 8-bit data, no parity
//-----

Serial pc(SERIAL_TX, SERIAL_RX);

pc.printf("Hello World !\n");

TeraTerm (or Hterm, Putty, ...)

Seriellen Port einrichten		—								
Port: Baud rate:	СОМ32 - 9600 -	ОК								
Data:	8 bit 🔹	Abbrechen								
Parity:	none 🔹									
Stop:	1 bit 👻	Hilfe								
Flow control:	none 👻									
Transmit delay O msec/char O msec/line										

Example 1a)

Count up every second using an integer variable Write one line with the current value

- 1 Second
- 2 Second
- 3 Second

Example 1b) -> Zu House

Start with the current time and count Sec/Min/Hr 14:28:01

Example 2a)

Read a character from the Terminal

"1" should turn on the led "0" should turn off the led "t" should toggle the led

Example 2b) Attach the multi function shield Read a character from the Terminal D13 "1" should toggle Led 1 D17 "2" should toggle Led 2 DIN ",3" should toggle Led 3 "4" should toggle Led 4 MO

USART – STM32 - ASCII

	G	ascii table - Google	e-Suc		ら ascii tal	ble - Google-	Suche $ imes$	٢	upload.w	ikimedia.or	g/wikip :	×	🔌 C++	boolean array	initializa 🗙	<mark>ag Lef</mark>	Shift and	Right Shift O $_{\rm F}$ $ imes$		-	×
	\leftarrow \rightarrow	C' û		€-	∂ C'	ŵ	G	D 🔒	https://u	pload.wik	media.	org/\	wikipedi	a/commons/c	d/dd/A	170%	•••	⊌ ☆	hit.	Show side	= bars
	Δ	SCI		Dec	imal	Hexad	ecima	lΒ	Binar	y 0c	tal	Ch	nar	Decim	al Hex	adec	imal	Binary	0ctal	Char	
	Decimal	Hexadecimal B	inar	48		30		1	1000	0 60		0		96	60			1100000	140		E
	0	0 0)	49		31		1	1000	1 61		1		97	61			1100001	141	а	
	2	2 1	0	50		32		1	1001	0 62		2		98	62			1100010	142	b	
	4	4 1	100	51		33		1	1001	1 63		3		99	63			1100011	143	С	
	5	5 1 6 1	101	52		34		1	1010	0 64		4		100	64			1100100	144	d	
	7	7 1 8 1	L11 L000	53		35		1	1010	1 65		5		101	65			1100101	145	е	
	9 10	9 1 A 1	L001	54		36		1	1011	0 66		6		102	66			1100110	146	f	-
	11	B 1	100	< E		~7		1	1011	1 (1		-	_	1 1 0 0	~ ~		III	1100111	1 4 7		-F
 (c) ascii ((c) 39 40 41 42 43 44 45 46 47 	ti 11 11 11 15 16 17 17 18 20 21 22 23 table @ 0 27 28 29 2A 2B 2C 2D 2E 2F	C 1 E 1 F 1 10 1 11 1 13 1 15 1 17 1 1	1101 1101 111 10000 10010 10011 10101 10101 10101 10101 1111 1111 1111 1111	15 // 16 // 17 / 20 (// 21 (// 221 (// 23 (// 24 (// 25 (// 27 (// 00011 (// 01000 (// 00101 (// 01000 (// 01010 (// 01010 (// 01010 (// 01100 (// 01100 (// 01110 (// 01110 (//	CARRIAGE R. SHIFT OUT] SHIFT OUT] SHIFT NJ DATA LINK E: DEVICE COND DEVICE CO	ETURN] SCAPE] TROL 1] TROL 2] TROL 3] TROL 3] TROL 3] TROL 3] TROL 3] TROL 4] * () * + () *	61 62 63 64 65 66 67 68 69 70 71	3D 3E 40 41 42 43 44 45 46 47 ***		111101 7 111110 7 1111111 7 1111111 7 1000000 1 1000001 1 1000001 1 1000010 1 1000011 1 1000011 1 1000101 1 1000101 1 1001001 1 1001001 1 1001010 1 1001010 1 1001011 1 1001010 1 1001000 1 1001000 1 1000000 1 10000000000	5 = 7 7 700 @ A B C D 11 A A 15 700 @ A B C D 12 A A 15 700 A B C D 12 A C D 12 A 15 700 A 1		109 110 111 112 113 114 115 116 117 121 122 123 124 125 126 127	6D 6E 6F 70 71 73 73 74 75 76 77 78 77 78 70 78 70 78 70 78 77 77	1101101 1101110 1101111 110000 1110001 1110010 1110010 1110010 1110110 1110100 1110110 1110100 1111010 1111010 1111010 1111010 1111010 1111010	55 m 56 n 56 n 60 p 62 r 63 s 64 t 65 u 70 x 71 y 72 z 74 777 [D	EL)				
			-		_ 07	'			-	1011111 1	37 _	I									32

Example 3) Configure a second USART

Transmit the Character "a" within an infinite loop every 2ms -> wait_ms(2);

Attach the LEO-Oscilloscope to show the signal.



Example 4)

Read a number from the Terminal

The led should toggle as many times as the value that has been transmitted



USART – STM32 – Start Bit detection



FH Campus Wien | Bachelorstudiengang Computer Science and Digital Communications | Electronic and Microcontroller - 2019

USART – STM32 - Start Bit detection

The start bit detection sequence is the same when oversampling by 16 or by 8.

In the USART, the start bit is detected when a specific sequence of samples is recognized. This sequence is: 1 1 1 0 X 0 X 0 X 0 0 0 0.

If the sequence is not complete, the start bit detection aborts and the receiver returns to the idle state (no flag is set) where it waits for a falling edge.

The start bit is confirmed (RXNE flag set, interrupt generated if RXNEIE=1) if the 3 sampled bits are at 0 (first sampling on the 3rd, 5th and 7th bits finds the 3 bits at 0 and second sampling on the 8th, 9th and 10th bits also finds the 3 bits at 0).



FH Campus Wien | Bachelorstudiengang Computer Science and Digital Communications | Electronic and Microcontroller - 2019
USART – STM32 - Noise detection

Sampled value	NE status	Received bit value
000	0	0
001	$\int 1$	(0)
010	1	0
011	1	1
100	1	0
101	1	1
110	1	1
111	0	1

Table 107. Noise detection from sampled data

USART – STM32 – Wrong Bit?

FH Campus Wien | Bachelorstudiengang Computer Science and Digital Communications | Electronic and Microcontroller - 2019

USART – STM32 - Parity Control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the USART_CR1 register. Depending on the frame length defined by the M bit, the possible USART frame formats are as listed in *Table 120*.

Table 120.Frame formats

M bit	PCE bit	USART frame ⁽¹⁾
0	0	SB 8 bit data STB
0	1	SB 7-bit data PB STB
1	0	SB 9-bit data STB
1	1	SB 8-bit data PB STB

1. Legends: SB: start bit, STB: stop bit, PB: parity bit.

USART – STM32 - Parity Control

Even parity

The parity bit is calculated to obtain an even number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

E.g.: data=00110101; 4 bits set => parity bit will be 0 if even parity is selected (PS bit in USART_CR1 = 0).

Odd parity

The parity bit is calculated to obtain an odd number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

E.g.: data=00110101; 4 bits set => parity bit will be 1 if odd parity is selected (PS bit in USART_CR1 = 1).

USART – STM32

Parity checking in reception

If the parity check fails, the PE flag is set in the USART_SR register and an interrupt is generated if PEIE is set in the USART_CR1 register. The PE flag is cleared by a software sequence (a read from the status register followed by a read or write access to the USART_DR data register).

Parity generation in transmission

. . .

If the PCE bit is set in USART_CR1, then the MSB bit of the data written in the data register is transmitted but is changed by the parity bit (even number of "1s" if even parity is selected (PS=0) or an odd number of "1s" if odd parity is selected (PS=1)).

USART – STM32



USART – STM32



USART – STM32 - Interrupts

Interrupt event	Event flag	Enable control bit		
Transmit Data Register Empty	TXE	TXEIE		
CTS flag	CTS	CTSIE		
Transmission Complete	тс	TCIE		
Received Data Ready to be Read	RXNE			
Overrun Error Detected	ORE	RAINEIE		
Idle Line Detected	IDLE	IDLEIE		
Parity Error	PE	PEIE		
Break Flag	LBD	LBDIE		
Noise Flag, Overrun error and Framing Error in multibuffer communication	NF or ORE or FE	EIE		

FH Campus Wien | Bachelorstudiengang Computer Science and Digital Communications | Electronic and Microcontroller - 2019







SPI Bus



- > Synchronous serial data link operating at full duplex
- > Master/slave relationship
- > 2 data signals:
 - » MOSI master data output, slave data input
 - » MISO master data input, slave data output
- > 2 control signals:
 - » SCLK clock
 - » SS slave select (no addressing)



SPI uses a "shift register" model of communications



Master shifts out data to Slave, and shifts in data from Slave

 $http://upload.wikimedia.org/wikipedia/commons/thumb/b/bb/SPI_8-bit_circular_transfer.svg/400 px-SPI_8-bit_circular_transfer.svg.png$

50



> TECHNIK UND MANAGEMENT

UNIVERSITY OF APPLIED SCIENCES

Two bus configuration models



Master and multiple independent slaves

http://upload.wikimedia.org/wikipedia/commons/thumb/t/fc/SPI_three_slaves.svg/350px-SPI_three_slaves.svg.png



Some wires have been renamed

Master and multiple daisychained slaves

51

http://www.maxim-ic.com/appnotes.cfm/an_pk/3947



SPI timing diagram



Timing Diagram – Showing Clock polarities and phases http://www.maxim-ic.com.cn/images/appnotes/3078/ig02.gif



SPI clocking: there is no "standard way"

- > Four clocking "modes"
 - » Two phases
 - » Two polarities
- > Master and *selected* slave must be in the same mode
- > During transfers with slaves A and B, Master must
 - » Configure clock to Slave A's clock mode
 - » Select Slave A
 - » Do transfer
 - » Deselect Slave A
 - » Configure clock to Slave B's clock mode
 - » Select Slave B
 - » Do transfer
 - » Deselect Slave B
- > Master reconfigures clock mode on-the-fly!



SPI - Examples

http://eliaselectronics.com/stm32f4-tutorials/stm32f4-spi-tutorial/

STUDIUM:

> INFORMATIONSTECHNOLOGIEN

http://www.lxtronic.com/index.php/basic-spi-simple-read-write

http://www.keil.com/forum/24647/

https://my.st.com/2282cdaf



I2C / NXP UM10204





I2C NXP UM10204





I2C Open Drain – Mastering STM32



The effectiveness of the ACK/NACK bit is due to the *open-drain* nature of the I²C protocol. *Open-drain* means that both master and slave involved in a transaction can pull the corresponding signal line LOW, but cannot drive it HIGH. If one between the transmitter and receiver releases a line, it is automatically pulled HIGH by the corresponding resistor if the other does not pull it LOW. The *open-drain* nature of the I²C protocol also ensures that can be no bus contention where one device is trying to drive the line HIGH while another tries to pull it LOW, eliminating the potential for damage to the drivers or excessive power dissipation in the system.



I2C NXP UM10204

Data validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW (see Figure 4). One clock pulse is generated for each data bit transferred.





I2C NXP UM10204

START and STOP conditions

All transactions begin with a START (S) and are terminated by a STOP (P) (see <u>Figure 5</u>). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.



START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition. This bus free situation is specified in <u>Section 6</u>.



I2C NXP UM10204

Every byte put on the SDA line must be eight bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first (see Figure 6). If a slave cannot receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.



002aac861



I2C NXP UM10204



A master-transmitter addressing a slave receiver with a 7-bit address (the transfer direction is not changed)





STUDIUM: > INFORMATIONSTECHNOLOGIEN UND TELEKOMMUNIKATION

Device ID

The Device ID field (see <u>Figure 20</u>) is an optional 3-byte read-only (24 bits) word giving the following information:

- Twelve bits with the manufacturer name, unique per manufacturer (for example, NXP)
- Nine bits with the part identification, assigned by manufacturer (for example, PCA9698)
- Three bits with the die revision, assigned by manufacturer (for example, RevX)





I2C Mastering STM32

	Start	Slave Address						R/W	АСК				Da	ata				ACK	Stop	
SDA		A6	A5	A4	A 3	A2	A1	A 0	R/W	ACK	D7	D6	D5	D4	D3	D2	D1	DO	АСК	
SCL																				



I2C – Mastering STM32 – Read Data

This communication schema has a great pitfall: if we want to ask something specific to the slave device we need to use two separated transactions. Let us consider this example. Suppose we have an I²C EEPROM. Usually this kind of devices has a number of addressable memory locations (a 64Kbits EEPROM is addressable in the range $0 - 0x1FFF^{10}$). To retrieve the content of a memory location, the master should perform the following steps:

STUDIUM:

> INFORMATIONSTECHNOLOGIEN

- start a transaction in write mode (last bit of the slave address set to 0) by sending the slave address on the I²C bus so that the EEPROM begins sampling the messages over the bus;
- send two bytes representing the memory location we want to read;
- end a transaction by sending a STOP condition;
- start a new transaction in read mode (last bit of the slave address set to 1) by sending the slave address on the I^2C bus;
- read *n*-bytes (usually one if reading the memory in random mode, more than one if reading it in sequential mode) sent by the slave device and then ending the transaction with a STOP condition.



AMPIIS

I2C – Mastering STM32 – Read Data



Figure 5: The structure of a combined transaction

To support this common communication schema, the I²C protocol defines the *combined transactions*, where the direction of data flow is inverted (usually *from slave to master*, or vice versa) after a number of bytes have been transmitted. **Figure 5** schematizes this way to communicate with slave devices. The master starts sending the slave address in write mode (note the **W** in red-bold in **Figure 5**) and then sends the addresses of registers we want to read. Then a new START condition is sent, without terminating the transaction: this additional START condition is also called *repeated START condition* (or RESTART). The master sends again the slave address but this time the transaction is started in read mode (note the **R** in bold in **Figure 5**). The slave now transmits the content of wanted registers, and the master acknowledges every byte sent. The master ends the transaction by issuing a NACK (this is really important, as we will see next) and a STOP condition.



I2C – Mastering STM32 – Read Data

```
HAL_StatusTypeDef Read_From_24LCxx(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemA\
ddress, uint8_t *pData, uint16_t len) {
    HAL_StatusTypeDef returnValue;
    uint8_t addr[2];
    /* We compute the MSB and LSB parts of the memory address */
    addr[0] = (uint8_t) ((MemAddress & 0xFF00) >> 8);
    addr[1] = (uint8_t) (MemAddress & 0xFF);
    /* First we send the memory location address where start reading data */
    returnValue = HAL_I2C_Master_Transmit(hi2c, DevAddress, addr, 2, HAL_MAX_DELAY);
    if(returnValue != HAL_OK)
    return returnValue;
```

```
/* Next we can retrieve the data from EEPROM */
returnValue = HAL_I2C_Master_Receive(hi2c, DevAddress, pData, len, HAL_MAX_DELAY);
```

```
return returnValue;
```

Erstellt von: Prof.(FH) Dipl.-Ing. 12.11.2019 Thomas Fischer



I2C - HTS221



Figure 1. HTS221 block diagram



I2C - HTS221

The I²C embedded in the HTS221 behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) will be transmitted: the 7 LSB represents the actual register address while the MSB enables address auto-increment. If the MSB of the SUB field is '1', the SUB (register address) will be automatically increased to allow multiple data read/write.

STUDIUM:

> INFORMATIONSTECHNOLOGIEN

Command	SAD[6:0]	R/W	SAD+R/W
Read	1011111	1	10111111 (BFh)
Write	1011111	0	10111110 (BEh)

Table 13. Transfer when master is receiving (reading) one byte of data from slave

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		



> TECHNIK UND MANAGEMENT

UNIVERSITY OF APPLIED SCIENCES

STUDIUM: > INFORMATIONSTECHNOLOGIEN UND TELEKOMMUNIKATION

Microcontroller

PS/2 – Keyboard

Thomas Fischer



http://www.marjorie.de/ps2/start.htm http://www.computer-engineering.org/ http://www.schatenseite.de/mamecontrol.html http://de.wikipedia.org/wiki/Tastatur



PS/2 Keyboard

- > If every key would be connected to one pin you would need a controller with 100pins. Within an infinite loop you could poll every pin. -> not the best solution!
- > Better solution is to use the keys as connectors between rows and columns (<u>matrix</u>), 10 each. If a key is pressed down there will be a connection between one row and one column. Within an infinite loop you set one row to zero and ask all columns if there level is forced to zero. Now you need only 20 pins!
- > A microcontroller (XT-keyboards an 8042) is sending this information to the PC using a <u>Scancode</u>.



STUDIUM: > INFORMATIONSTECHNOLOGIEN UND TELEKOMMUNIKATION

UNIVERSITY OF APPLIED SCIENCES

PS/2 Keyboard





STUDIUM: > INFORMATIONSTECHNOLOGIEN UND TELEKOMMUNIKATION

UNIVERSITY OF APPLIED SCIENCES

PS/2 Keyboard





> TECHNIK UND MANAGEMENT

STUDIUM: > INFORMATIONSTECHNOLOGIEN UND TELEKOMMUNIKATION

UNIVERSITY OF APPLIED SCIENCES

PS/2 Keyboard

> Clock is zero when data is valid





1 - Data

6-pin Mini-DIN (PS/2):

- 2 nicht belegt
- 3 Ground
- $4 V_{CC} (+5 \text{ V})$
- 5 Clock
- 6 nicht belegt

> Data line -

transmit data bit by bit (serial transmission)





PS/2 Keyboard

> If key is pressed down the Make Code (1Ch) will be transmitted




UNIVERSITY OF APPLIED SCIENCES

PS/2 Keyboard

- > If key is pressed down the Make Code (1Ch) will be transmitted
 - (1 Byte)
- > If key is released the
 Break Code will be transmitted
 2 Byte F0h and 1Ch

> f = 10k -16,7k Hz









UNIVERSITY OF APPLIED SCIENCES

PS/2 Keyboard - Software





Example - PS/2 Keyboard

- > Write 2 ISRs to check which line ist the data line and which is the clock line
- > Write a program to get 33 EXTI IRQs from the clock line. If the counter variable I=33 toggle LED green.
- > If key, a" is pressed the Bitstream schould be "1C"
 => 2 rising and 2 falling edges on the data line toggle LED red.



Example - PS/2 Keyboard

- > Start with Flow chart!
- > Try to recieve any key first!
- > If key "a" is pressed LED red should toggle.
- > If key "e" is pressed LED green should be turned on.
- > If key "i" is pressed LED green should be turned off.
- > Write a program to get all 26 letters.



UNIVERSITY OF APPLIED SCIENCES

PS/2 Keyboard – ISR – Bad Code! – Why?

```
//----- Interrupt service routine for EINT0 -----
                                                                    -//
void isr int0(void) irg
  unsigned char i; // Define for counter loop
   if( inp0(16)==0)
                             // Check start bit true?
     while(_inp0(16)==0); // wait for "1" after start bit
     for(i=0;i<10;i++) // For loop count 10 time(for receive data 8 bit)</pre>
        while(_inp0(16)==1); // wait for "0" after data bit
_code = _code>>1; // Shift data bit to right 1 time
        if( inp0(15))
     _code = _code | 0x8000; // Config data bit = "1"
        while( inp0(16) == 0); // wait for "1" after data bit
     while( inp0(16)==0); // wait for "1" after stop bit
     code = code>>6;
     code &= 0x00FF;
   EXTINT |= 0x1;
VICVectAddr = 0;
                            // Clear interrupt flag EINTO
                           // Acknowledge Interrupt
```

Serial Communication