

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

32-BIT QUADRATURE COUNTER WITH SERIAL INTERFACE

GENERAL FEATURES:

- Operating voltage: 3V to 5.5V (VDD VSS)
- 5V count frequency: 40MHz
- 3V count frequency: 20MHz
- 32-bit counter (CNTR).
- 32-bit data register (DTR) and comparator.
- 32-bit output register (OTR).
- Two 8-bit mode registers (MDR0, MDR1) for programmable functional modes.
- 8-bit instruction register (IR).
- 8-bit status register (STR).
- Latched Interrupt output on Carry or Borrow or Compare or Index.
- Index driven counter load, output register load or counter reset.
- Internal quadrature clock decoder and filter.
- x1, x2 or x4 mode of quadrature counting.
- · Non-quadrature up/down counting.
- Modulo-N, Non-recycle, Range-limit or Free-running modes of counting
- 8-bit, 16-bit, 24-bit and 32-bit programmable configuration synchronous (SPI) serial interface
- LS7366R (DIP), LS7366R-S (SOIC), LS7366R-TS (TSSOP) - See Figure 1 -

SPI/MICROWIRE (Serial Peripheral Interface):

- Standard 4-wire connection: MOSI, MISO, SS/ and SCK.
- Slave mode only.

GENERAL DESCRIPTION:

LS7366R is a 32-bit CMOS counter, with direct interface for quadrature clocks from incremental encoders. It also interfaces with the index signals from incremental encoders to perform variety of marker functions.

For communications with microprocessors or microcontrollers, it provides a 4-wire SPI/MICROWIRE bus. The four standard bus I/Os are SS/, SCK, MISO and MOSI. The data transfer between a microcontroller and a slave LS7366R is synchronous. The synchronization is done by the SCK clocks supplied by the microcontroller. Each transmission is organized in blocks of 1 to 5 bytes of data. A transmission cycle is intitiated by a high to low transition of the SS/ input. The first byte received in a transmission cycle is always an instruction byte, whereas the second through the fifth bytes are always interpreted as data bytes. A transmission cycle is terminated with the low to high transition of the SS/ input. Received bytes are shifted in at the MOSI input, MSB first, with the leading edges (high transition) of the SCK clocks. Output data are shifted out on the MISO output, MSB first, with the trailing edges (low transition) of the SCK clocks.





Read and write commands cannot be combined. For example, when the device is shifting out read data on MISO output, it ignores the MOSI input, even though the SS/ input is active. SS/ must be terminated and reasserted before the device will accept a new command.

The counter can be configured to operate as 1, 2, 3 or 4-byte counter. When configured as an n-byte counter, the CNTR, DTR and OTR are all configured as n-byte registers, where n = 1, 2, 3 or 4.

The content of the instruction/data identity is automatically adjusted to match the n-byte configuration. For example, if the counter is configured as a 2-byte counter, the instruction "write to DTR" expects 2 data bytes following the instruction byte. If the counter is configured as a 3-byte counter, the same instruction will expect 3 bytes of data following the instruction byte.

Following the transfer of the appropriate number of bytes any further attempt of data transfer is ignored until a new instruction cycle is started by switching the SS/ input to high and then low.

The counter can be programmed to operate in a number of different modes, with the operating characteristics being written into the two mode registers MDR0 and MDR1. Hardware I/Os are provided for event driven operations, such as processor interrupt and index related functions.

I/O Pins:

Following is a description of all the input/output pins.

A (Pin 12) B (Pin 11)

Inputs. A and B quadrature clock outputs from incremental encoders are directly applied to the A and B inputs of the LS7366R. These clocks are ideally 90 degrees out-of-phase signals. A and B inputs are validated by on-chip digital filters and then decoded for up/down direction and count clocks. In non-quadrature mode, A serves as the count input and B serves as the direction input (B = high enables up count,

B = low enables down count). In non-quadrature mode,

the A and B inputs are not filtered internally, and are instantaneous in nature.

INDEX/ (Pin 10)

Input. The INDEX/ is a programmable input that can be driven directly by the Index output of an incremental encoder. It can be programmed via the MDR0 to function as one of the following:

LCNTR (load CNTR with data from DTR), RCNTR (reset CNTR), or LOTR (load OTR with data from CNTR). Alternatively, the INDEX input can be masked out for "no functionality".

In quadrature mode, the INDEX/ input can be configured to operate in either synchronous or asynchronous mode. In the synchronous mode the INDEX/ input is sampled with the same filter clock used for sampling the A and the B inputs and must satisfy the phase relationship in which the INDEX/ is in the active level of Logic 0 during a minimum of a quarter cycle of both A and B High or both A and B Low. In non-quadrature mode, the INDEX/ input is unconditionally set to the asynchronous mode. In the asynchronous mode, the INDEX/ input is not sampled and can be applied in any phase relationship with respect to A and B.

fcкі (Pin 2), fcко (Pin 1)

Input, Output. A crystal connected between these 2 pins generates the basic clock for filtering the A, B and INDEX/ inputs in the quadrature count mode. Instead of a crystal the **fcκi** input may also be driven by an external clock.

The frequency at the fCKi input is either divided by 2

(if MDR0 <B7> = 1) or divided by 1 (if MDR0 <B7> = 0) for the filter circuit. For proper filtering of the A, B and the Index/ inputs the following condition must be satisfied:

ff 4fQA

Where fr is the internal filter clock frequency derived from the fcki in accordance with the status of MDR0 <B7> and fQA is the maximum frequency of Clock A in quadrature mode. In non-quadrature count mode, fcki is not used and should be tied off to any stable logic state.

SS/ (Pin 4)

A high to low transition at the SS/ (Slave Select) input selects the LS7366R for serial bi-directional data transfer; a low to high transition disables serial data transfer and brings the MISO output to high impedance state. This allows for the accommodation of multiple slave units on the serial I/O.

CNT_EN (Pin 13)

Input. Counting is enabled when CNT_EN input is high; counting is disabled when this input is low. There is an internal pull-up resistor on this input.

LFLAG/ (Pin 8), DFLAG/ (Pin 9)

Outputs. LFLAG/ and DFLAG/ are programmable outputs to flag the occurences of Carry (counter overflow), Borrow (counter underflow), Compare (CNTR = DTR) and INDEX. The LFLAG/ is an open drain latched output. In contrast, the DFLAG/ is a pushpull instantaneous output. The LFLAG/ can be wired in multislave configuration, forming a single processor interrupt line. When active LFLAG/ switches to logic 0 and can be restored to the high impedence state only by clearing the status register, STR. In contrast, the DFLAG/ dynamically switches low with occurences of Carry, Barrow, Compare and INDEX conditions.

The configuration of LFLAG/ and DFLAG/ are made through the control register MDR1.

MOSI (RXD) (Pin 7)

Input. Serial output data from the host processor is shifted into the LS7366R at this input.

MISO (TXD) (Pin 6)

Output. Serial output data from the LS7366R is shifted out on the MISO (Master In Slave Out) pin. The MISO output goes into high impedance state when SS/ input is at logic high, providing multiple slave-unit serial outputs to be wire-ORed.

SCK (Pin 5)

Input. The SCK input serves as the shift clock input for transmitting data in and out of LS7366R on the MOSI and the MISO pins, respectively. Since the LS7366R can operate only in the slave mode, the SCK signal is provided by the host processor as a means for synchronizing the serial transmission between itself and the slave LS7366R.

REGISTERS:

The following is a list of LS7366R internal registers:

Upon power-up the registers DTR, CNTR, STR, MDR0 and MDR1 are reset to zero.

DTR. The DTR is a software configurable 8, 16, 24 or 32-bit input data register which can be written into directly from MOSI, the serial input. The DTR data can be transferred into the 32-bit counter (CNTR) under program control or by hardware index signal. The DTR can be cleared to zero by software control. In certain count modes, such as modulo-n and range-limit, DTR holds the data for "n" and the count range, respectively. In compare operations, whereby compare flag is set, the DTR is compared with the CNTR.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use. CNTR. The CNTR is a software configurable 8, 16, 24 or 32-bit up/down counter which counts the up/down pulses resulting from the guadrature clocks applied at the A and B inputs, or alternatively, in non-guadrature mode, pulses applied at the A input. By means of IR intructions the CNTR can be cleared, loaded from the DTR or in turn, can be transferred into the OTR. OTR. The OTR is a software configuration 8, 16, 24 or 32-bit register which can be read back on the MISO output. Since instantaneous CNTR value is often needed to be read while the CNTR continues to count, the OTR serves as a convenient dump site for instantaneous CNTR data which can then be read without interfering with the counting process. CY: Carry (CNTR overflow) latch STR. The STR is an 8-bit status register which stores BW: Borrow (CNTR underflow) latch count related status information. CMP: Compare (CNTR = DTR) latch IDX: Index latch BW CMP IDX CEN PLS U/D CY S CEN: Count enable status: 0: counting disabled, 6 5 4 3 2 1 0 1: counting enabled PLS: Power loss indicator latch; set upon power up U/D: Count direction indicator: 0: count down, 1: count up S: Sign bit. 1: negative, 0: positive B2 B1 B0 = XXX (Don't care) B5 B4 B3 = 000: Select none **IR**. The IR is an 8-bit register that fetches instruction bytes from = 001: Select MDR0 the received data stream and executes them to perform such = 010: Select MDR1 functions as setting up the operating mode for the chip (load the = 011: Select DTR MDR) and data transfer among the various registers. = 100: Select CNTR = 101: Select OTR B7 B6 B5 B4 B3 B2 B1 B0 = 110: Select STR = 111: Select none B7 B6 = 00: CLR register = 01: RD register = 10: WR register = 11: LOAD register The actions of the four functions, CLR, RD, WR and LOAD are elaborated in Table 1. TABLE 1 Operation Number of Bytes OP Code Register MDR0 Clear MDR0 to zero MDR1 Clear MDR1 to zero 1 CLR DTR None CNTR Clear CNTR to zero OTR None STR Clear STR to zero Output MDR0 serially on TXD (MISO) MDR0 Output MDR1 serially on TXD (MISO) MDR1 2 to 5 RD DTR None CNTR Transfer CNTR to OTR, then output OTR serially on TXD (MISO) OTR Output OTR serially on TXD (MISO) STR Output STR serially on TXD (MISO) MDR0 Write serial data at RXD (MOSI) into MDR0 Write serial data at RXD (MOSI) into MDR1 MDR1 2 to 5 WR DTR Write serial data at RXD (MOSI) into DTR CNTR None OTR None STR None MDR0 None MDR1 None 1 LOAD DTR None CNTR Transfer DTR to CNTR in "parallel" OTR Transfer CNTR to OTR in "parallel"

7366R-102708-3

MDR0. The MDR0 (Mode F written into by executing the	legister 0) is an 8 e "write-to-MDR0"	-bit read/write instruction via	register that sets u the instruction re	up the operating mode for the LS7366R. The MDR0 is gister. Upon power up MDR0 is cleared to zero. The
following is a breakdown of	the MDR bits:			
B7 B6	B5 B4 B3	8 B2 B1	B0	
B1 B0 = 00: non-quadratu = 01: x1 quadratu = 10: x2 quadratu = 11: x4 quadratu	ure count mode. (re count mode (or re count mode (tw re count mode (fo	A = clock, B = ne count per q /o counts per o ur counts per	direction). uadrature cycle). quadrature cycle). quadrature cycle).	
B3 B2 = 00: free-running = 01: single-cycle o = 10: range-limit co respectively; = 11: modulo-n co where n = D ⁻	count mode. count mode (cour ount mode (up an counting freezes unt mode (input c FR, in both up and	ter disabled w d down count- at these limits count clock fre d down directio	ith carry or borrow ranges are limited but resumes whe quency is divided ons).	r, re-enabled with reset or load). between DTR and zero, n direction reverses). by a factor of (n+1),
B5 B4 = 00: disable index = 01: configure ind = 10: configure ind = 11: configure ind	c. dex as the "load C dex as the "reset o dex as the "load C	NTR" input (tr CNTR" input (TR" input (tra	ransfers DTR to C clears CNTR to 0) nsfers CNTR to O	NTR). TR).
B6 = 0: Asynchronous = 1: Synchronous B7 = 0: Filter clock di = 1: Filter clock di	s Index Index (overridder vision factor = 1 vision factor = 2	n in non-quadr	ature mode)	
MDR1. The MDR1 (Mode R Upon power-up MDR1 is cle	egister 1) is an 8- ared to zero.	bit read/write i	egister which is a	opended to MDR0 for additional modes.
B7 B6	B5 B4 B3	B2 B1	BO	
B1 B0 = 00: 4-byte count = 01: 3-byte count = 10: 2-byte count = 11: 1-byte count	er mode er mode er mode. er mode			
B2 = 0: Enable count = 1: Disable count B3 = : not used B4 = 0: NOP	ting ting			
= 1: FLAG on ID> B5 = 0: NOP = 1: FLAG on CM B6 = 0: NOP	< (B4 of STR) -	NOTE:	Applicable to both	
= 1: FLAG on BW B7 = 0: NOP = 1: FLAG on CY	/ (B6 of STR) (B7 of STR) _		and DFLAG/	
ABSOLUTE MAXIMUM RA (All voltages referenced to \	TINGS: /ss)			
Parameter	Symbol	,	Values	Unit V
Input Voltage	Vin	Vss - 0.	3 to VDD + 0.3	, V
Operating Temperature Storage Temperature	TA Tstg	-2: 6:	5 to +80 5 to +150	0C 0C

DC Electrical Characteristics.	(TA = -25°C	to +85°C)				
Parameter	Symbol	Min.	ТҮР	Max.	Unit	Remarks
Supply Voltage	VDD	3.0	-	5.5	V	-
Supply Current	ldd	300	400	450	μA	VDD = 3.0V
	IDD	700	800	950	μA	VDD = 5.0V
Input Voltages						
fcki, Logic high	Vсн	2.3	-	-	V	VDD = 3.0V
	Vсн	3.7	-	-	V	VDD = 5.0V
fcki, Logic Low	VCL	-	-	0.7	V	VDD = 3.0V
	VCL	-	-	1.3	V	VDD = 5.0
All other inputs, Logic High	VAH	2.1	-		V	VDD = 3.0V
	VAH	3.5	-		V	VDD = 5.0V
All other inputs, Logic Low	VAL	-	-	0.5	V	VDD = 3.0V
	VAL	-	-	1.0	V	VDD = 5.0V
Input Currents:						
CNT_EN Low	IIEL	-	3.0	5.0	μΑ	VAL = 0.7V, VDD = 3.0V
	I IEL	-	10.0	15.0	μA	VAL = 1.2V, VDD = 5.0V
CNT_EN High	I IEH	-	1.0	3.0	μA	Vah = 1.9V, Vdd = 3.0V
	IЕН	-	6.0	9.0	μA	VAH = 3.2V, VDD = 5.0V
All other inputs, High or Low	-	-	0	0	μA	-
Output Currents:						
LFLAG, DFLAG Sink	IOFL	-1.3	-2.0	-	mA	VOUT = 0.5V, VDD = 3.0V
	IOFL	-3.2	-4.0	-	mA	VOUT = 0.5V, VDD = 5.0V
LFLAG Source	-	0	0	-	mA	Open Drain Output
DFLAG Source	IOFH	1.0	1.8	-	mA	VOUT = 2.5V, VDD = 3.0V
	IOFH	2.8	3.6	-	mA	VOUT = 4.5V, VDD = 5.0V
fско Sink	IOCL	-1.3	-2.0	-	mA	VOUT = 0.5V, VDD = 3.0V
	IOCL	-3.2	-4.0	-	mA	VOUT = 0.5V, VDD = 5.0V
fско Source	Іосн	1.3	2.0	-	mA	VOUT = 2.5V, VDD = 3.0V
	Іосн	3.2	4.0	-	mA	VOUT = 4.5V, VDD = 5.0V
TXD/MISO:						
Sink	IOML	-1.5	-2.4	-	mA	Vout = $0.5V$, VDD = $3.0V$
	IOML	-3.8	-4.8	-	mA	Vout = $0.5V$, VDD = $5.0V$
Source	Іомн	15	24	_	mΔ	
Course	Іомн	3.8	4.8	_	mΔ	$V_{OUT} = 4.5V, V_{OD} = 5.0V$
		5.0	4.0	-	шл	v = 4.5 v, v = 5.0 v

Transient Characteristics. (TA = -25° C to $+85^{\circ}$ C, VDD = 5V ± 10%)

Parameter	Symbol	Min. Value	Max.Value	Unit	Remarks
(See Fig. 2)					
SCK High Pulse Width	tсн	100	-	ns	-
SCK Low Pulse Width	tc∟	100	-	ns	-
SS/ Set Up Time	tCSL	100	-	ns	-
SS/ Hold Time	tcsн	100	-	ns	-
Inter Command SS/ high	tCSI	100	-	ns	-
Quadrature Mode					
(See Fig. 5, 7 & 8)					
fcki High Pulse Width	t1	12	-	ns	-
fcki Pulse Width	t2	12	-	ns	-
fcкi Frequency	f FCK	-	40	MHz	-
Effective Filter Clock fF Period	tз	25	-	ns	t3 = t1+t2, MDR0 <7> = 0
	tз	50	-	ns	t3 = 2(t1+t2), MDR0 <7> = 1
Effective Filter Clock fF frequency	fF	-	40	MHz	$fF = 1/t_3$
Quadrature Separation	t4	26	-	ns	t4 > t3
Quadrature Clock Pulse Width	t5	52	-	ns	t5 2t3
Quadrature Clock frequency	fqa, fqb	-	9.6	MHz	$fQA = fQB < 1/4t_3$
Quadrature Clock to Count Delay	tQ1	4 t 3	5t3	-	-
x1 / x2 / x4 Count Clock Pulse Width	i tQ2	12	-	ns	$t_{Q2} = (t_3)/2$
Index Input Pulse Width	tid	32	-	ns	tid > t4
Index Set Up Time	tis	-	5	ns	-
Index Hold Time	tih	-	5	ns	-
Quadrature clock to	tfl	4.5t3	5.5t3	ns	-
DFLAG/ or LFLAG/ delay					
DFLAG/ output width	tfw	26	-	ns	tfw = t4

Parameter Non-Quadrature Mode	Symbol	Min. Value	Max.Value	Unit	Remarks
Clock A - High Pulse Width	te	12	_	ns	_
Clock A - Low Pulse Width	to t7	12	-	ns	-
Direction Input B Set-up Time	tas	12	-	ns	-
Direction Input B Hold Time	t8H	10	-	ns	-
CNT_EN Set-up Time	t9S	12	-	ms	-
CNT_EN Hold Time	t9H	12	-	ms	-
Clock Frequency (non-Mod-N)	fA	-	40	MHz	fA = (1/(t6 + t7))
Clock to DFLAG/ or LFLAG/ delay	t 10	20	-	ns	-
DFLAG/ output width	t11	12	-	ns	t10 = t7

Transient Characteristics. (TA = -25°C to +85°C, VDD = $3.3V \pm 10\%$)

Parameter	Symbol	Min. Value	Max.Value	Unit	Remarks
(See Fig. 2)					
SCK High Pulse Width	tсн	120	-	ns	-
SCK Low Pulse Width	tc∟	120	-	ns	-
SS/ Set Up Time	tCSL	120	-	ns	-
SS/ Hold Time	tcsH	120	-	ns	-
Inter Command SS/ high	tcsi	120	-	ns	-
Quadrature Mode					
(See Fig. 5, 7 & 8)					
fcкi High Pulse Width	t1	24	-	ns	-
fcki Pulse Width	t2	24	-	ns	-
fcki Frequency	f FCK	-	20	MHz	-
Effective Filter Clock fF Period	tз	50	-	ns	t3 = t1+t2, MDR0 <7> = 0
	tз	100	-	ns	t3 = 2(t1+t2), MDR0 <7> = 1
Effective Filter Clock fF frequency	fF	-	20	MHz	$fF = 1/t_3$
Quadrature Separation	t4	52	-	ns	t4 > t3
Quadrature Clock Pulse Width	t5	105	-	ns	t5 2t3
Quadrature Clock frequency	fqa, fqb	-	4.5	MHz	$fQA = fQB < 1/4t_3$
Quadrature Clock to Count Delay	tQ1	4t3	5t3	-	-
x1/x2/x4 Count Clock Pulse Width	tQ2	25	-	ns	$t_{Q2} = (t_3)/2$
Index Input Pulse Width	tid	60	-	ns	tid > t4
Index Set Up Time	tis	-	10	ns	-
Index Hold Time	tih	-	10	ns	-
Quadrature clock to	tfl	4.5t3	5.5t3	ns	-
DFLAG/ or LFLAG/ delay					
DFLAG/ output width	tfw	52	-	ns	tfw = t4
Non-Quadrature Mode					
(See Fig. 6 & 9)					
Clock A - High Pulse Width	t6	24	-	ns	-
Clock A - Low Pulse Width	t7	24	-	ns	-
Direction Input B Set-up Time	t8S	24	-	ns	-
Direction Input B Hold Time	t8H	24	-	ns	-
Clock Frequency (non-Mod-N)	fA	-	20	MHz	fA = (1/(t6 + t7))
Clock to DFLAG/or	t9	40	-	ns	-
LFLAG/ delay					
DFLAG/ output width	t 10	24	-	ns	t10 = t7







	← UP → DOWN →						
В							
A	Image: Constraint of the second se						
	$ \qquad \qquad$						
DFLG/	CY CNTR DISABLED						
INDX/ (LOAD C	CNTR) CNTR ENABLED						
	NOTE: CNTR values are indicated in 2-byte mode						
	FIGURE 9. SINGLE-CYCLE, NON-QUADRATURE						
в 📛	UP→						
A	A(Shown with DTR = 3)						
	CNTR 000000 X000001 X000002 X000003 X000000 X000001 X000002 X000001 X000000 X000003 X000002 X000001 X						
DFLAG/	СМР ВW						
	NOTE: CNTR values are indicated in 1-byte mode						
	FIGURE 10. MODULO-N, NON-QUADRATURE						
₿ 🔶							
A	(Shown with DTR = 3)						
DFLAG/	CMP CMP CMP BW BW						
	NOTE: CNTR values are indicated in 1-byte mode FIGURE 11. RANGE-LIMIT, NON-QUADRATURE						

7366R-050106-10



7366R-041906-11



;Sample	e routines fo	or PIC18CXXX inte	rface
/********* ;Initialize ;Setup: ;SS/ ass	e PIC18Cxx master mod sertion/deas	x portc in LS7366 c e, SCK idle low, SD sertion made with d	ompatible SPI I/SDO datashift on high to low transition of SCK irect manipulation of RA5
	;Initialize p	ortc	
	CLRF CLRF MOVLW BCF BSF CLRF BSF MOVLW MOVWF	PORTC LATC 0x10 TRISC TRISA, 5 PORTA, 5 SSPSTAT SSPSTAT SSPSTAT, CKE 0x21 SSPCON	;Clear portc ;Clear data latches ;RC4 is input, RC3 & RC5 are outputs ;RC3=CLK, RC4=SDI, RC5=SDO ;RA5=output ;RA5=SS/=high ;SMP=0 => SDI data sampled at mid-data ;CKE=1 => data shifts on active to idle SCK transitions ;SPI mode initialization data ;Master mode, CLK/16, CKP=0 => CLK idles low ;data shifted on active to idle CLK edge
/*******	; WR_MDF	R0	***************************************
LOOP1 LOOP2	BSF BCF MOVLW MOVWF BTFSS BRA MOVF MOVLW MOVWF BTFSS BRA BSF	PORTA, 5 PORTA, 5 0x88 SSPBUF SSPSTAT, BF LOOP1 SSPBUF, W 0xA3 SSPBUF SSPSTAT, BF LOOP2 PORTA, 5	;SS/=high ;SS/=low ;LS7366 WR_MDR0 command ;Transmit command byte ;Transmission complete with BF flag set? ;No, check again ;Dummy read to clear BF flag. ;MDR0 data:fck/2, synchronous index. index=rcntr, x4 ;Transmit data ;BF set? ;No, check again ;SS/=high
/******	RD MDR	0	***************************************
LOOP1 LOOP2	BSF BCF MOVLW MOVWF BTFSS BRA MOVWF BTFSS BRA MOVF MOVWF BSF	PORTA, 5 PORTA, 5 0x48 SSPBUF SSPSTAT, BF LOOP1 SSPBUF SSPSTAT, BF LOOP2 SSPBUF, W RXDATA PORTA, 5	;SS/=high ;SS/=low ;LS7366 RD_MDR0 command ;Transmit command byte ;BF flag set? ;No, check again ;Send dummy byte to generate clock & receive data ;BF flag set? ;No, check again ;Recieved data in WREG. ;Save received data in RAM ;SS/=high

7366R-041906-13



//LS7366R to 90s8515 and ATmega32 SPI interface example

/*******Add appropriate header files here*******/

/***MDR0 configuration data - the configuration byte is formed with*** ***single segments taken from each group and ORing all together.***/

//Count modes

#define NQUAD 0x00 #define QUADRX1 0x01 #define QUADRX2 0x02 #define QUADRX4 0x03 //non-quadrature mode
//X1 quadrature mode
//X2 quadrature mode
//X4 quadrature mode

//Running modes #define FREE_RUN 0x00 #define SINGE_CYCLE 0x04 #define RANGE_LIMIT 0x08 #define MODULO_N 0x0C

//Index modes

#define DISABLE_INDX 0x00 #define INDX_LOADC 0x10 #define INDX_RESETC 0x20 #define INDX_LOADO 0x30 #define ASYNCH_INDX 0x00 #define SYNCH_INDX 0x80 //index_disabled
//index_load_CNTR
//index_rest_CNTR
//index_load_OL
//asynchronous index
//synchronous index

//Clock filter modes
#define FILTER_1 0x00
#define FILTER_2 0x80

//filter clock frequncy division factor 1
//filter clock frequncy division factor 2

/* **MDR1 configuration data; any of these*** ***data segments can be ORed together***/

//Flag modes

#define NO_FLAGS 0x00	<pre>//all flags disabled</pre>
#define IDX_FLAG 0x10;	//IDX flag
#define CMP_FLAG 0x20;	//CMP flag
#define BW_FLAG 0x40;	//BW flag
#define CY_FLAG 0x80;	//CY flag

//1 to 4 bytes data-width
#define BYTE_4 0x00;
#define BYTE_3 0x01;
#define BYTE_2 0x02;
#define BYTE_1 0x03;

//four byte mode
//three byte mode
//two byte mode
//one byte mode

//counting enabled

//counting disabled

//Enable/disable counter
#define EN_CNTR 0x00;
#define DIS_CNTR 0x04;

/* LS7366R op-code list */ #define CLR_MDR0 0x08 #define CLR_MDR1 0x10 #define CLR_CNTR 0x20 #define CLR_STR 0x30 #define READ_MDR0 0x48 #define READ_MDR1 0x50

```
#define READ_CNTR 0x60
#define READ_OTR 0x68
#define READ_STR 0x70
#define WRITE MDR1 0x90
#define WRITE_MDR0 0x88
#define WRITE_DTR 0x98
#define LOAD_CNTR 0xE0
#define LOAD_OTR 0xE4
#define Slave Select Low PORTB &= ~(1 << PB4)
#define Slave_Select_High PORTB |= (1 << PB4)</pre>
/*Configure and initialize the SPI on PortB of uC*/
void init_spi_master(void)
{
                               // Disable SPI until PortB configuration
   SPCR = (0 < < SPE);
/* Port B (DDRB) PB7/SCK, PB5/MOSI, PB4/!SS outputs */
  DDRB = (1<<DDB7)|(1<<DDB5)|(1<<DDB4);
                                                        // Define Outputs
  Slave_Select_High;
                                                       // Disable Slave Select
/*** SPCR configuration***
*** CPOL = 0, CPHA = 0, Mode0***
*** DORD = 0, MSB first***
*** MSTR = 1, Master***
 ***SPE = 1, SPI enabled***
***SCK frequency = fosc/4***/
SPCR = (1<<SPE) | (1<<MSTR);
  }
void load_rst_reg(unsigned char op_code)
                                              //dataless write command
{
  unsigned char spi_data;
  Slave_Select_High;
                              // Keep SS/ High for LS7366 deselect
  Slave_Select_Low;
                              // Switch SS/ low for new command
  SPDR = op_code;
                             // Send command to LS7366
  while (!(SPSR & (1<<SPIF))) // Wait for end of the transmission
  {
  };
                             // Reset SPIF
  spi_data = SPDR;
  Slave_Select_High;
                             // Switch SS/ high for end of command
}
void singleByteWrite(unsigned char op_code, unsigned char data) //single byte write command
{
  unsigned char spi_data;
  Slave_Select_High;
                               // Keep SS/ High for LS7366 deselect
  Slave_Select_Low;
                               // Switch SS/ low for new command
  SPDR = op code;
                               // Send command to LS7366
  while (!(SPSR & (1<<SPIF))) // Wait for end of the transmission
  {
  };
  spi_data = SPDR;
                              // Reset SPIF
  SPDR = data;
                              // Send data to be written to LS7366 register
  while (!(SPSR & (1<<SPIF))) // Wait for end of the transmission
```

```
{
  };
  spi_data = SPDR;
                             // Reset SPIF
/*additional bytes can be sent here for multibyte write, e.g., write_DTR*/
 Slave_Select_High;
                            // Switch SS/ high for end of command
}
void singleByteRead(unsigned char op_code)
                                                  //single byte read command
{
  unsigned char spi_data;
  Slave_Select_High;
                              // deselect the the LS7366
  Slave_Select_Low;
                              // Switch SS/ low for new command
  SPDR = op_code;
                              // send op_code for read to LS7366
  while (!(SPSR & (1<<SPIF))) // Wait for end of transmission
  {
  };
  spi_data = SPDR;
                              // Reset SPIF
  SPDR = 0xFF;
                              // Start dummy transmission to read data from LS7366
  while (!(SPSR & (1<<SPIF))) // Wait for end of the transmission
  {
  };
  spi_data = SPDR;
                              // Reset SPIF
/*additional bytes can be received here for multibyte read, e.g., read_OTR*/
                             // Switch SS/ high for end of command
  Slave_Select_High;
  return spi_data;
}
//following example instantiates all macros defined above
int main(void)
{
  init_spi_master;
  load_rst_reg(CLR_CNTR);
  singleByteWrite(WRITE_MDR0, QUADRX4|FREE_RUN|INDX_LOADC|SYNCH_INDX|FILTER_2);
  singleByteWrite(WRITE_MDR1, IDX_FLAG|CMP_FLAG|BYTE_2|EN_CNTR);
  singleByteRead(READ MDR0);
  singleByteRead(READ_MDR1);
  return 0;
}
```