Specification for Approval

PRODUCT NAME: PS11096096FR013 PRODUCT NO.: PSP27801

CUSTOMER
APPROVED BY
DATE:

- 1 - REV.: A01 2013/10/16

REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	INITIAL RELEASE	2013. 01. 25	
X02	 Add the information of module weight Add operating conditions for different luminance Add panel electrical specifications Add application circuit 	2013. 05. 08	Page 5, 6, 7, 8, 9, 10 & 17
A01	Transfer from X versionAdd the packing specification	2013. 10. 16	Page 21

- 2 - REV.: A01 2013/10/16

CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	8
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	11
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	16
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	18
10. EXTERNAL DIMENSION	19
11. PACKING SPECIFICATION	21
12. APPENDIXES	22

- 3 - REV.: A01 2013/10/16

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by P&S This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

P&S warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). P&S is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, P&S is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color: 262K color and 65K colors
- Panel matrix : 96x96Driver IC : SSD1351
- Excellent quick response time.
- Extremely thin thickness for best mechanism design: 1.227mm
- High contrast : 2000:1
- Wide viewing angle: 160°
- 8/16-bit 8080-series Parallel Interface, Serial Peripheral Interface.
- Wide range of operating temperature : -40 to 70 ℃
- Anti-glare polarizer.

- 4 - REV.: A01 2013/10/16

4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	96 (W) x (RxGxB) x 96 (H)	dot
2	Dot Size	0.045 (W) x 0.19 (H)	mm ²
3	Dot Pitch	0.07 (W) x 0.21 (H)	mm ²
4	Aperture Rate	58	%
5	Active Area	20.135 (W) x 20.14 (H)	mm ²
6	Panel Size	25.8 (W) x 30.1 (H)	mm^2
7	Panel Thickness	1.02 ± 0.1	mm
8	Module Size	25.8 (W) x 48.1 (H) x 1.227 (D)	mm ³
9	Diagonal A/A size	1.12	inch
10	Module Weight	1.89 ± 10%	gram

^{*} Panel thickness includes substrate glass, cover glass and UV glue thickness.

- 5 - REV.: A01 2013/10/16

5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark	
Supply Voltage (V _{CI})	-0.3	4	V	Ta = 25°C	IC maximum rating	
Supply Voltage (Vcc)	10	21	٧	Ta = 25 ℃	IC maximum rating	
Operating Temp.	-40	70	ç			
Storage Temp	-40	85	Ŝ			
Humidity	-	85	%			
Life Time	10,000	-	Hrs	100 cd/m², 50% checkerboard	Note (1)	
Life Time	13,000	ı	Hrs	80 cd/m², 50% checkerboard	Note (2)	
Life Time	16,000	-	Hrs	60 cd/m², 50% checkerboard	Note (3)	

Note:

- (A) Under Vcc = 15V, $Ta = 25 \,^{\circ}\text{C}$, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 100 cd/m²:

Master contrast setting: 0x0e
 Blue contrast setting: 0x75
 Green contrast setting: 0x42
 Red contrast setting: 0x49

Frame rate: 105HzDuty setting: 1/96

(2) Setting of 80 cd/m²:

Master contrast setting: 0x0c
 Blue contrast setting: 0x6b
 Green contrast setting: 0x3c
 Red contrast setting: 0x42

Frame rate: 105HzDuty setting: 1/96

- 6 - REV.: A01 2013/10/16



(3) Setting of 60 cd/m^2 :

Master contrast setting: 0x09
 Blue contrast setting: 0x68
 Green contrast setting: 0x3b
 Red contrast setting: 0x40

Frame rate: 105HzDuty setting: 1/96

- 7 - REV.: A01 2013/10/16

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
V_{CC}	Analog power supply (for OLED panel)		14.5	15	15.5	٧
V _{CI}	Digital power supply		2.4	2.8	3.5	٧
V_{DDIO}	I/O voltage power supply		1.65	1.8	V_{CI}	>
I_{DD}	$V_{CI} = V_{DDIO} = 3.5V$, $V_{CC} = 1$ External $V_{DD} = 2.6V$, Displ No panel attached, contra	ay ON,		170	190	uA
I _{DDIO}	$V_{CI} = V_{DDIO} =$, 3.5V, $V_{CC} = 16V$, Display ON,	External VDD = 2.6V		0.5	10	uA
סוטטי	No panel attached, contrast = FF	Internal VDD		0.5	10	uA
I _{Cl}	$V_{CI} = V_{DDIO} =$, 3.5V, $V_{CC} = 16V$, Display ON,	External VDD = 2.6V	-	60	70	uA
' Cl	No panel attached, contrast = FF	Internal VDD		255	280	uA
I _{CC}	$V_{CI} = V_{DDIO} =$, 3.5V, $V_{CC} = 16V$, Display ON,	External VDD = 2.6V	-	1.15	1.26	mA
ICC	No panel attached, contrast = FF	Internal VDD		1.15	1.26	mA
V_{IH}	Hi logic input level		0.8* V _{DDIO}	-	V_{DDIO}	V
V_{IL}	Low logic input level		0	-	0.2* V _{DDIO}	V
V_{OH}	Hi logic output level		0.9* V _{DDIO}	-	V_{DDIO}	>
V _{OL}	Low logic output level		0	-	0.1* V _{DDIO}	٧
	Segment Output Current	Contrast=FF	-	200	-	uA
I_{SEG}	Setting V _{CC} = 16V at IREF =	Contrast=7F	-	100	-	uA
	12.5uA	Contrast=3F	-	50	-	uA

- 8 - REV.: A01 2013/10/16

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		16	18	mA	All pixels on (1)
Standby mode current		6.5	8.5	mA	Standby mode 10% pixels on (2)
Normal mode power consumption		240	270	mW	All pixels on (1)
Standby mode power consumption		97.5	127.5	mW	Standby mode 10% pixels on (2)
Normal mode Luminance	60	80		cd/m ²	Display Average
Standby mode Luminance		20		cd/m ²	
CIEx (White)	0.24	0.28	0.32		
CIEy (White)	0.28	0.32	0.36		
CIEx (Red)	0.62	0.66	0.70		
CIEy (Red)	0.29	0.33	0.37		x, y (CIE 1931)
CIEx (Green)	0.26	0.30	0.34		x, y (OIL 1931)
CIEy (Green)	0.59	0.63	0.67		
CIEx (Blue)	0.10	0.14	0.18		
CIEy (Blue)	0.14	0.18	0.22		
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition:

- Driving Voltage: 15V

Master contrast setting: 0x0c
 Blue contrast setting: 0x6b
 Green contrast setting: 0x3c
 Red contrast setting: 0x42

Frame rate: 105HzDuty setting: 1/96

- 9 - REV.: A01 2013/10/16



(2) Standby mode condition:

- Driving Voltage: 15V

- Master contrast setting : 0x04

- Blue contrast setting: 0x61

- Green contrast setting: 0x38


- Red contrast setting: 0x3b

Frame rate : 105HzDuty setting : 1/96


- 10 - REV.: A01 2013/10/16

7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM



- 11 - REV.: A01 2013/10/16

7.3 PIN ASSIGNMENTS

PIN NO	PIN NAME	DESCRIPTION
1	NC	Not Connected.
2	VLSS	Analog system ground pin.
3	VCC	Power supply for panel driving voltage.
4	VCI	Low voltage power supply VCI must always be equal to or higher than VDD and VDDIO.
5	VDD	Power supply pin for core logic operation.
6	IREF	A resistor should be connected between this pin and VSS.
7	RES#	This pin is reset signal input.
8	D/C#	This pin is Data/Command control pin connecting to the MCU.
9	CS#	This pin is the chip select input connecting to the MCU.
10	BS1	MCII bug interface relaction since
11	BS0	MCU bus interface selection pins.
12	R/W#	This pin is read / write control input pin connecting to the MCU interface.
13	E/RD#	This pin is MCU interface input. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin E(RD#) must be connected to VSS.
14	D0	These pins are bi-directional data bus connecting to the
15	D1	MCU data busUnused pins are recommended to tie LOW. (Except for D2
16	D2	pin in SPI mode)
17	D3	
18	D4	
19	D5	
20	D6	
21	D7	
22	D8	
23	D9	
24	D10	
25	D11	
26	D12	
27	D13	

- 12 - REV.: A01 2013/10/16



28	D14	
29	D15	
30	VSL	This is segment voltage reference pin. External VSL is set as default. This pin has to connect with resistor and diode to ground. (Details depend on application)
31	VDDIO	Power supply for interface logic level.
32	VCOMH	A capacitor should be connected between this pin and VSS.
33	VCC	Power supply for panel driving voltage.
34	VSS	Ground pin

- 13 - REV.: A01 2013/10/16

7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 128 x 128 x 18bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below.


2 126 127	2		1			0		Normal	Segment
			126			. 127		Remapped	Address
C A C A B C	A	С	В	A	С	В	A	olor	
C5 A5 C5 A5 B5 C5	A5	C5	B5	A5	C5	B5	A5	Data	I
C4 A4 C4 A4 B4 C4	A4	C4	B4	A4	C4	B4	A4	Format	F
C3 A3 C3 A3 B3 C3	A3	C3	В3	A3	C3	В3	A3		
C2 A2 C2 A2 B2 C2	A2	C2	B2	A2	C2	B2	A2		Common
C1 A1 C1 A1 B1 C1	A1	C1	B1	A1	C1	B1	A1		Address
C0 A0 C0 A0 B0 C0 Con	A0	_ C0	B0	A0	C0	B0	A0		
ou								Remapped	Normal
6 6 6 6 6 CC	6	6	6	6	6	6	6	127	0
6 6 6 6 6 CC	6	6	6	6	6	6	6	126	1
6 6 6 6 6 CC	6	6	6	6	6	6	6	125	2
6 6 6 6 6 CC	6	б	6	6	6	6	6	124	3
6 6 6 6 6 CC	6	6	6	6	6	6	6	123	4
6 6 6 6 6 CC	6	6	6	6	6	6	6	122	5
6 6 6 6 6 CC	6	6	cell	ts in this	no of bi	6	6	121	6
6 6 6 CC								120	7
<u> </u>	:	:	:	:	:	:_	:	:	:
<u> </u>	:	:	:	:	:	:	:	:	:
: : : : : : : : : : : : : : : : : : : :	:	:	:	:	:	:	:	:	:
6 6 6 6 6			6	6	6	6	6	4	123
6 6 6 6 6 COI			6	6	6	6	6	3	124
6 6 6 6 6 COI			6	6	6	6	6	2	125
6 6 6 6 6 COI			6	6	6	6	6	1	126
6 6 6 6 6 COI	6	6	6	6	6	6	6	0	127

- 14 - REV.: A01 2013/10/16

7.5 INTERFACE TIMING CHART

	8080-Series MCU Parallel Interface Timing Characteristics									
$(V_{DD}$ - V_{SS}	$(V_{DD} - V_{SS} = 2.4 \text{ to } 2.6 \text{V}, V_{DDIO} = 1.65 \text{V}, V_{CI} = 2.8 \text{V}, T_A = 25 ^{\circ}\text{C})$									
Symbol	Parameter	Min	Тур	Max	Unit					
t _{CYCLE}	Clock Cycle Time	300	-	-	ns					
t _{AS}	Address Setup Time	10	-	-	ns					
t _{AH}	Address Hold Time	0	-	-	ns					
t _{DSW}	Write Data Setup Time	40	-	-	ns					
t_{DHW}	Write Data Hold Time	7	-	-	ns					
t _{DHR}	Read Data Hold Time	20	-	-	ns					
t _{OH}	Output Disable Time	-	-	70	ns					
t _{ACC}	Access Time	-	-	140	ns					
t_{PWLR}	Read Low Time	150	-	-	ns					
t_{PWLW}	Write Low Time	60	-	-	ns					
t _{PWHR}	Read High Time	60	-	-	ns					
t _{PWHW}	Write High Time	60	-	-	ns					
t _R	Rise Time	-	-	15	ns					
t _F	Fall Time	-	-	15	ns					
t _{CS}	Chip select setup time	0	-		ns					
t _{CSH}	Chip select hold time to read signal	0	-	-	ns					
t _{CSF}	Chip select hold time	20	-	-	ns					

8080-series MCU parallel interface characteristics



Note

(1) when 8 bit used: D[7:0] instead; when 16 bit used: [15:0] instead; when 18 bit used: D[17:0] instead.

- 15 - REV.: A01 2013/10/16


8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1351


Power ON sequence:

- 1. Power ON V_{CI}, V_{DDIO}.
- 2. After V_{CI} , V_{DDIO} become stable, set wait time at least 1ms (t_0) for internal V_{DD} become stable. Then set RES# pin LOW (logic low) for at least 2us (t_1) (4) and then HIGH (logic high).
- 3. After set RÈS# pin LOW (logic low), wait for at least 2us (t_2). Then Power ON $V_{\text{CC}}.^{(1)}$
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(t_{AF}).



Power OFF sequence:


- 1. Send command AEh for display OFF.
- 2. Power OFF V_{CC}. (1), (2)
- 3. Wait for t_{OFF}. Power OFF V_{CI}, V_{DDIO}.(where Minimum t_{OFF}=80ms ⁽³⁾, Typical t_{OFF}=100ms)



Note:

- (1) Since an ESD protection circuit is connected between VcI, VDDIO and Vcc, Vcc becomes lower than VcI whenever VcI, VDDIO is ON and Vcc is OFF as shown in the dotted line of Vcc in Figure (2) Vcc should be kept float (disable) when it is OFF.
- (3) VcI, VDDIO should not be Power OFF before Vcc Power OFF.
- (4) The register values are reset after t1.
- (5) Power pins (Vci, VDDIO and Vcc) can never be pulled to ground under any circumstance.

8.2 APPLICATION CIRCUIT



Recommend components:

C1 \ C2 \ C4 : 1uF/16V(0805)

C3 · C5 : 4.7uF/35V (Tantalum type) or VISHAY (572D475X0025A2T)

Riref: 1M ohm 1% (0603)

RD: 50 ohm 1/4W

D1 - D2 : RB480K (ROHM)

This circuit is designed for 16bit 8080 interface.

8.3 COMMAND TABLE

Refer to SSD1351 IC Spec.

- 17 - REV.: A01 2013/10/16

9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 °C, 120hrs	5
3	Low temp. (Operation)	-40℃, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 96hrs	5
5	Thermal shock (Non-operation)	-40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 20 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.

- 18 - REV.: A01 2013/10/16


10. EXTERNAL DIMENSION



- 19 - REV.: A01 2013/10/16




Suggested PCB mounting dimensions



- 20 - REV.: A01 2013/10/16



11. PACKING SPECIFICATION



- 21 - REV.: A01 2013/10/16

12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2: Response time

- 22 - REV.: A01 2013/10/16

D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3: Viewing Angle

- 23 - REV.: A01 2013/10/16

APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510



- 24 - REV.: A01 2013/10/16

C. ESD ON AIR DISCHARGE MODE



- 25 - REV.: A01 2013/10/16

APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

- 26 - REV.: A01 2013/10/16